My Inquiry
My Account
Microchip Technology AT28BV64B-20TC
- Part No.:
- AT28BV64B-20TC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-TSSOP (0.465", 11.80mm Width)
- Datasheet:
-
AT28BV64B-20TC.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,989
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV64B-20TC from Microchip Technology (formerly Atmel) is a 64 Kbit (8K × 8) parallel EEPROM with battery-voltage operation (2.7V–3.6V), 200 ns read access time, and hardware/software data protection. It supports page write (1–64 bytes), DATA polling, and toggle-bit write completion detection. Used in industrial control modules for nonvolatile parameter storage requiring reliable reprogramming under brownout conditions.
For engineers reviewing the AT28BV64B-20TC datasheet, AT28BV64B-20TC pinout, AT28BV64B-20TC application, or AT28BV64B-20TC equivalent, key selection criteria include JEDEC byte-wide pin compatibility, 100,000 write endurance, 10-year data retention, CMOS standby current ≤20 µA, and software data protection (SDP) command sequence compliance.
Technical Context
The AT28BV64B-20TC implements a static RAM-compatible parallel interface with dual-line chip enable (CE) and output enable (OE) control to prevent bus contention. Its internal 64-byte page register latches addresses and data during page writes, decoupling the host bus after initiation.
Write completion is verified via I/O7 DATA polling (complement-to-data behavior) or I/O6 toggle-bit monitoring-both usable at any point during tWC (≤10 ms). Software Data Protection requires a mandatory three-byte command sequence (AAh→55h→A0h) to enable each write cycle, preventing corruption during power transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), organized as byte-addressable parallel array |
| Read Access Time | 200 ns max - enables direct replacement of SRAM in legacy 8-bit microcontroller systems |
| Page Write Cycle | ≤10 ms - supports burst programming of up to 64 bytes without host timing overhead |
| Endurance | 100,000 write/erase cycles - suitable for field-updatable calibration tables |
| Data Retention | 10 years at 85°C - meets industrial temperature derating requirements |
| Supply Voltage | 2.7V–3.6V - compatible with 3.3V logic and battery-backed operation |
| Standby Current | 20 µA (CMOS, commercial temp) - minimizes quiescent power in always-on systems |
Pinout & Package
AT28BV64B-20TC uses a 28-lead Thin Small Outline Package (TSOP, Type I, 8 × 13.4 mm), JEDEC MO-183 compliant, with gull-wing leads and pin 1 identifier marking. Pin pitch is 0.55 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 byte locations |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface supporting read, byte write, and page write operations |
| CE | Chip Enable | Active-low primary device select; must be low with OE low and WE high for read access |
| OE | Output Enable | Active-low output control; used with CE to manage bus contention and output float timing |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data for byte or page write initiation |
| VCC | Power Supply | 2.7V–3.6V supply input; includes internal VCC power-on delay (~10 ms) for hardware write inhibit |
| GND | Ground | Reference return path for all signals and power; decoupling required per JEDEC layout guidelines |
| NC | No Connect | Unbonded pins (TSOP positions 1, 14, 27); must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Software Data Protection (SDP) | Mandatory 3-byte unlock sequence (AAh→55h→A0h) prevents accidental writes during power ramp-up/down |
| Page Write Operation | Internal 64-byte latch allows host to release address/data bus within 100 µs of first byte, enabling concurrent tasks |
| DATA Polling & Toggle Bit | Dual write-completion detection methods (I/O7 complement, I/O6 toggle) eliminate need for fixed delays or external timers |
| JEDEC Byte-wide Pinout | Pin-compatible with industry-standard 28-pin parallel EEPROMs, simplifying board-level migration |
| Extended Device Identification Area | 64-byte reserved zone (7FC0h–7FFFh) accessible via 12V on A9 for unique serialization or firmware version tracking |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing user-configurable I/O mapping and alarm thresholds in programmable logic controllers operating across -40°C to +85°C. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8-bit microcontroller parallel bus; retains settings through power loss and system resets. Use Value: 100,000-cycle endurance ensures >10 years of daily recalibration without wear-out; 20 µA standby current extends backup battery life. |
Use Scenario: Holding factory-calibrated sensor offsets and gain coefficients in portable diagnostic equipment with battery backup. IC Role / Device Role / Timing Role: Parameter EEPROM interfaced to an 8051-based controller; accessed during boot to load correction factors before analog signal processing. Use Value: 200 ns read access eliminates wait states; software data protection prevents corruption during brief power interruptions common in handheld use. |
| Automotive Body Control Module | Telecom Line Card Settings |
|
Use Scenario: Saving seat/mirror position presets and lighting profiles in automotive body control units exposed to thermal cycling. IC Role / Device Role / Timing Role: Battery-backed nonvolatile memory retaining user preferences across ignition cycles; operates reliably at 125°C junction temperature. Use Value: 10-year data retention at 85°C case temperature meets automotive AEC-Q100 long-term reliability expectations; green (Pb/Halide-free) TSOP package complies with RoHS. |
Use Scenario: Storing port-specific provisioning parameters (e.g., line impedance, codec selection) in carrier-grade DSLAM line cards. IC Role / Device Role / Timing Role: Field-updatable configuration store accessed by ARM9 host processor via GPIO-emulated parallel interface. Use Value: Page write capability reduces firmware update time by 64× vs. byte-write; DATA polling enables deterministic write completion without CPU polling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECT | 64 Mbit (8M × 8), 12V VPP required for write; no software data protection; 150 ns access | Higher density but requires external high-voltage circuitry; lacks SDP and page write | Select only if higher capacity and faster access outweigh added complexity and missing protection features |
| ON Semiconductor CAT28C64B | 64 Kbit, 5V-only supply (4.5–5.5V); no page write; 250 ns access; hardware write protect only | Legacy 5V system fit; incompatible voltage domain; slower and less flexible write architecture | Choose only for drop-in replacement in existing 5V designs where SDP and page write are unused |
Compared with ST M28W640ECT and CAT28C64B, the AT28BV64B-20TC delivers superior system-level robustness via integrated software data protection, true page write, and single 3.3V supply operation-reducing BOM count and improving field reliability in modern embedded platforms.
Availability
AT28BV64B-20TC is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, and automotive body electronics requiring stable component supply, long-life data retention, and proven field-reprogrammability.
Supply support for AT28BV64B-20TC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT28BV64B family.
The AT28BV64B belongs to Atmel's legacy parallel EEPROM product line, designed for cost-sensitive, high-reliability applications requiring simple byte- or page-level nonvolatile storage without serial interface overhead.
FAQ
What is the maximum write cycle time for AT28BV64B-20TC during page write operations?
The AT28BV64B-20TC has a maximum page write cycle time of 10 ms, as specified in the AC characteristics table. This applies to all page write operations (1–64 bytes) and is guaranteed across the commercial temperature range (0°C to 70°C). The internal control timer manages this duration autonomously once the write sequence is initiated, freeing the host bus for other tasks.
Does AT28BV64B-20TC require external high-voltage circuitry for programming?
No, the AT28BV64B-20TC operates with a single 2.7V–3.6V supply and does not require external VPP voltage for standard byte or page writes. Only the optional 64-byte device identification area (7FC0h–7FFFh) requires 12.0V ± 0.5V applied to A9 - all main array writes function fully within the core VCC range.
How does the Software Data Protection (SDP) feature work on AT28BV64B-20TC?
The AT28BV64B-20TC requires a precise three-byte unlock sequence (AAh to address 1555h, 55h to address 0AAAh, then A0h to address 1555h) before any write operation. This SDP mechanism prevents accidental writes during power transitions. Without this sequence, the device ignores data writes and enters a polling state for tWC duration, ensuring data integrity.
Is AT28BV64B-20TC pin-compatible with other 28-pin parallel EEPROMs?
Yes, the AT28BV64B-20TC uses a JEDEC-approved byte-wide pinout and is pin-compatible with industry-standard 28-pin parallel EEPROMs such as the AT28C64B and Xicor X28C64. Pin functions (A0–A12, I/O0–I/O7, CE, OE, WE, VCC, GND) match the JEDEC MO-183 TSOP footprint, enabling direct PCB substitution in many legacy designs.
What is the purpose of the extra 64 bytes of EEPROM in AT28BV64B-20TC?
The AT28BV64B-20TC includes an additional 64-byte memory block (7FC0h–7FFFh) accessible only when A9 is raised to 12.0V ± 0.5V. This area is intended for permanent device identification, firmware version stamping, or secure calibration data that must remain isolated from routine configuration updates in the main array.
AT28BV64B-20TC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-TSSOP (0.465", 11.80mm Width)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 200 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSOP
AT28BV64B-20TC FAQ
1.How can I place an order for AT28BV64B-20TC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV64B-20TC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV64B-20TC reliable?
The price and inventory of AT28BV64B-20TC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV64B-20TC is usually 5 days.
3.What payment methods are accepted for AT28BV64B-20TC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV64B-20TC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV64B-20TC?
AT28BV64B-20TC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV64B-20TC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV64B-20TC?
For technical support, including AT28BV64B-20TC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV64B-20TC requirements.
6.How does Aetrix verify that AT28BV64B-20TC is sourced from the original manufacturer or authorized distributors?
All AT28BV64B-20TC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV64B-20TC meets industry standards.
7.What is the process for return or replacement of AT28BV64B-20TC?
All AT28BV64B-20TC units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV64B-20TC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV64B-20TC part is unused and in its original packaging.
Return procedure for AT28BV64B-20TC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV64B-20TC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
