Microchip Technology AT28BV64B-25SI
- Part No.:
- AT28BV64B-25SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT28BV64B-25SI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,514
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV64B-25SI from Microchip Technology (formerly Atmel) is a 64 Kbit (8K × 8) parallel EEPROM with battery-voltage operation (2.7V–3.6V), 250 ns read access time, and hardware/software data protection. It supports page write (1–64 bytes), DATA polling, and toggle-bit write completion detection. Used in industrial control modules for nonvolatile parameter storage requiring robust power-cycle resilience.
For engineers reviewing the AT28BV64B-25SI datasheet, AT28BV64B-25SI pinout, AT28BV64B-25SI application, or AT28BV64B-25SI equivalent, key selection criteria include JEDEC byte-wide pin compatibility, 100,000 write endurance, 10-year data retention, CMOS standby current ≤50 µA (industrial temp), and software data protection (SDP) command sequence requirements.
Technical Context
The AT28BV64B-25SI implements a static RAM-compatible parallel interface with dual-line chip enable (CE) and output enable (OE) control to prevent bus contention. Its internal 64-byte page register latches addresses and data during page writes, freeing the bus for concurrent operations.
Write completion is verified via I/O7 DATA polling (complement-to-data response) or I/O6 toggle-bit behavior-both usable at any point during tWC (≤10 ms). Software Data Protection requires a three-byte command sequence (0xAA→0x55→0xA0) to each write cycle, preventing inadvertent writes during power transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits); sufficient for firmware configuration tables or calibration data in embedded controllers. |
| Read Access Time | 250 ns max; enables direct replacement of SRAM in legacy systems without timing redesign. |
| Page Write Cycle | ≤10 ms; allows burst programming of up to 64 bytes with single internal timer control. |
| Endurance | 100,000 write/erase cycles; supports field-updatable parameters in industrial PLCs with multi-year service life. |
| Data Retention | 10 years at ≤85°C; guarantees long-term validity of stored settings without refresh. |
| Supply Voltage | 2.7V–3.6V; compatible with 3.3V logic rails and brown-out tolerant in battery-backed systems. |
| Standby Current | ≤50 µA at -40°C to +85°C; minimizes quiescent power in always-on monitoring devices. |
Pinout & Package
AT28BV64B-25SI is supplied in a 28-lead SOIC (28S) package per JEDEC MS-013, 0.300" wide body, with 1.27 mm pitch gull-wing leads. Pin 1 identifier is marked by a beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations; A6–A12 define page boundaries for 64-byte writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; outputs valid during read (CE+OE low, WE high); inputs latched on WE/CE falling edge for writes. |
| CE | Chip Enable | Active-low global select; disables outputs and inhibits writes when high; used with OE for bus contention management. |
| OE | Output Enable | Active-low output gate; places I/O pins in high-impedance state when high, enabling shared bus operation. |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge; must follow SDP command sequence. |
| GND / VCC | Power Terminals | Ground reference and 2.7–3.6V supply; decoupling capacitor required within 1 cm of VCC pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-wide Pinout | Direct drop-in replacement for industry-standard 28-pin parallel EEPROMs (e.g., 28C64), eliminating PCB redesign. |
| Software Data Protection (SDP) | Three-step command sequence (0xAA→0x55→0xA0) required before every write, blocking spurious writes during power ramp. |
| Page Write with Internal Latching | 64-byte page register holds address/data internally, freeing system bus after initial load-enabling background processing. |
| DATA Polling & Toggle Bit | Dual asynchronous write-complete detection: I/O7 returns complement until done; I/O6 toggles until final state-no fixed delay needed. |
| Industrial Temperature Range | -40°C to +85°C operation with guaranteed 50 µA standby current, suitable for uncontrolled environmental deployments. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing user-configurable I/O mapping and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed via parallel bus during boot and runtime; retains values across AC loss and firmware updates. Use Value: Eliminates need for external backup batteries or supercapacitors while guaranteeing 10-year data integrity under thermal cycling. |
Use Scenario: Holding sensor calibration coefficients and safety-critical operational limits in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, write-protected memory for FDA-regulated device parameters; accessed only during calibration mode with SDP enforcement. Use Value: Prevents accidental corruption during field servicing via mandatory 3-byte unlock sequence-meeting IEC 62304 traceability requirements. |
| Automotive Body Control Module | Smart Energy Meter Firmware Settings |
|
Use Scenario: Saving seat/mirror position presets and lighting profiles in automotive BCMs operating across extended temperature ranges. IC Role / Device Role / Timing Role: Battery-voltage EEPROM interfaced directly to microcontroller GPIO; survives cold cranking (2.7V min) and hot soak (85°C). Use Value: Enables zero-battery-drain memory retention using ≤50 µA standby current-critical for vehicle "keep-alive" functionality. |
Use Scenario: Storing tariff schedules, demand-response thresholds, and meter serial number in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with hardware write inhibit (CE/OE/WE logic) and SDP-preventing unauthorized parameter changes. Use Value: Meets ANSI C12.10 security requirements via dual-layer protection (hardware gating + software lock), validated over 100,000 cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECT | 64 Kbit, 3.3V-only supply (3.0–3.6V), 200 ns access, no software data protection. | Lacks SDP command sequence; relies solely on hardware write inhibit (WE/CE/OE states). | Choose when simplified firmware integration is prioritized over power-transition write safety. |
| ON Semiconductor CAT28C64B | 64 Kbit, 5V-tolerant (4.5–5.5V), 250 ns access, hardware-only protection, no page write. | Requires external byte-write sequencing; no internal page latch or toggle-bit detection. | Prefer for legacy 5V systems where voltage compatibility outweighs write efficiency and SDP needs. |
Compared with ST M28W640ECT and CAT28C64B, the AT28BV64B-25SI uniquely combines 2.7–3.6V operation, integrated 64-byte page write, and mandatory software data protection-making it optimal for new 3.3V industrial designs requiring robust field-programmability.
Availability
AT28BV64B-25SI is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT28BV64B-25SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT28BV64B family.
The AT28BV64B series was designed for cost-sensitive, high-reliability embedded systems needing byte-addressable nonvolatile storage without external support circuitry-targeting industrial, medical, and automotive applications.
FAQ
What is the maximum write cycle time for AT28BV64B-25SI during page write operations?
The AT28BV64B-25SI has a maximum page write cycle time of 10 ms, as specified in its AC characteristics table. This value applies to all page sizes (1–64 bytes) and is guaranteed across the full industrial temperature range (-40°C to +85°C). The internal control timer manages this duration autonomously once the write sequence is initiated.
Does AT28BV64B-25SI require external components for basic read/write operation?
No, the AT28BV64B-25SI operates like a static RAM and requires no external components for standard read or write cycles. Only a 0.1 µF ceramic decoupling capacitor between VCC and GND (placed within 1 cm of the IC) is recommended for noise suppression. No pull-ups, level shifters, or timing controllers are needed.
How does the Software Data Protection (SDP) feature work on AT28BV64B-25SI?
The AT28BV64B-25SI requires a precise three-byte command sequence (write 0xAA to address 0x5555, then 0x55 to 0x2AAA, then 0xA0 to 0x5555) before any byte or page write can proceed. This SDP mechanism prevents unintended writes during power-up/down or EMI events. Without this sequence, the device ignores data writes but still consumes tWC time for polling.
Can AT28BV64B-25SI be used in place of older 5V EEPROMs like the 28C64?
No-AT28BV64B-25SI is strictly a 2.7–3.6V device and is not 5V-tolerant. Its input high voltage (VIH) is 2.0V minimum, and absolute maximum ratings cap all inputs at VCC + 0.6V. Substituting it for 5V parts like the 28C64 would risk damage or unreliable operation without level translation.
What package type is used for the AT28BV64B-25SI variant?
The AT28BV64B-25SI uses a 28-lead plastic gull-wing small outline integrated circuit (SOIC) package, designated as 28S per Atmel's ordering information. It features a 0.300" body width, 1.27 mm lead pitch, and JEDEC MS-013 compliance-identical to industry-standard 28-pin SOIC footprints.
AT28BV64B-25SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 250 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT28BV64B-25SI FAQ
1.How can I place an order for AT28BV64B-25SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV64B-25SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV64B-25SI reliable?
The price and inventory of AT28BV64B-25SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV64B-25SI is usually 5 days.
3.What payment methods are accepted for AT28BV64B-25SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV64B-25SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV64B-25SI?
AT28BV64B-25SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV64B-25SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV64B-25SI?
For technical support, including AT28BV64B-25SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV64B-25SI requirements.
6.How does Aetrix verify that AT28BV64B-25SI is sourced from the original manufacturer or authorized distributors?
All AT28BV64B-25SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV64B-25SI meets industry standards.
7.What is the process for return or replacement of AT28BV64B-25SI?
All AT28BV64B-25SI units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV64B-25SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV64B-25SI part is unused and in its original packaging.
Return procedure for AT28BV64B-25SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV64B-25SI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

