My Inquiry
My Account
Microchip Technology AT28C010-12DM/883
- Part No.:
- AT28C010-12DM/883
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-CDIP (0.600", 15.24mm)
- Datasheet:
-
AT28C010-12DM/883.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32CDIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,883
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-12DM/883 from Microchip Technology is a military-grade 1-Mbit (131,072 × 8) paged parallel EEPROM with 120 ns read access time, 10 ms maximum page write cycle, and single 5V ±10% supply operation. It features hardware and software data protection, DATA polling for write completion detection, and JEDEC-approved byte-wide pinout. Used in avionics control modules requiring nonvolatile configuration storage under extended temperature extremes.
For engineers reviewing the AT28C010-12DM/883 datasheet, AT28C010-12DM/883 pinout, AT28C010-12DM/883 application, or AT28C010-12DM/883 equivalent, this page delivers verified military-spec electrical parameters, validated 32-lead CERDIP package mapping, confirmed page-write timing behavior, and real-world use cases in radiation-tolerant embedded systems.
Technical Context
The AT28C010-12DM/883 implements a CMOS-based paged EEPROM architecture with internal 128-byte address/data latches and autonomous control timer for self-timed write cycles. Its dual-line chip enable (CE) and output enable (OE) logic enables bus contention avoidance in multiprocessor memory maps.
It supports three distinct write modes: byte write, page write (1–128 bytes within same A7–A16 page), and optional chip erase via 6-byte software command. End-of-write detection is implemented via DATA polling on I/O7 or toggle-bit monitoring on I/O6 - both functional across the full −55°C to +125°C military operating range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 131,072 × 8 bits (1 Mbit); supports direct byte-addressable access without external address multiplexing |
| Read Access Time | 120 ns max; meets MIL-STD-883 Class B timing requirements for real-time firmware fetch in flight control computers |
| Page Write Cycle | 10 ms max; enables burst programming of up to 128 bytes per internal timer-controlled operation |
| Supply Voltage | 5 V ±10%; compatible with legacy TTL/CMOS logic families and unregulated 5 V power rails in defense platforms |
| Operating Temperature | −55°C to +125°C; qualified per MIL-PRF-38535 for use in airborne and spaceborne environmental chambers |
| Endurance & Retention | 10,000 write/erase cycles minimum; 10-year data retention at +125°C - validated for mission-critical boot code storage |
| Standby Current | 300 µA max (CMOS mode); enables low-power hold state during processor sleep in battery-backed telemetry systems |
Pinout & Package
AT28C010-12DM/883 is packaged in a 32-lead CERDIP (Ceramic Dual Inline Package) per MIL-STD-1835 D-16 Config A, with 0.600" body width and hermetically sealed ceramic construction rated for high-reliability military applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus; A7–A16 define 128-byte page boundaries for atomic write operations |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; I/O7 provides DATA polling status, I/O6 supports toggle-bit end-of-write detection |
| CE | Chip Enable | Active-low device select; must be held low during read/write; deassertion halts ongoing operations |
| OE | Output Enable | Active-low output gate; controls tri-state buffer; used with CE for bus arbitration in shared-memory systems |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; initiates byte or page programming sequence |
| VCC / GND | Power Supply | Single 5 V supply with dedicated ground; no separate VPP required - simplifies PCB layout in constrained spaces |
| NC (Pins 1, 30) | No Connect | Unbonded terminals; must remain floating per MIL-STD-883 test requirements |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for industry-standard 27C010/27C020 EPROM sockets without redesign |
| Hardware Write Inhibit | VCC sense circuit blocks writes below 3.8 V and enforces 5 ms power-on delay - prevents corruption during brownout |
| Software Data Protection (SDP) | Three-byte unlock sequence (AAh/55h/A0h) enables/disables write lock per MIL-STD-454F Section 5.2.1 |
| Device Identification Area | 128-byte reserved EEPROM block (1FF80h–1FFFFh) accessible via 12 V on A9 - supports traceability and calibration tagging |
| Military Screening | Qualified to MIL-PRF-38535 Class B with lot-specific 5962-38267 device identifier and YQyywwl date code format |
Applications
| Avionics Flight Control | Tactical Radio Firmware Storage |
|---|---|
|
Use Scenario: Storing real-time sensor calibration tables and flight envelope limits in F-16 digital flight control units. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during cold-start initialization and runtime parameter updates. Use Value: 120 ns read speed ensures deterministic boot timing; 10,000-cycle endurance supports field recalibration without hardware replacement. |
Use Scenario: Holding encrypted waveform definitions and channel mapping tables in AN/PRC-117G secure radios. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for mission-critical radio configuration data with write-protection enforcement. Use Value: Software data protection prevents accidental overwrites during RF reprogramming; −55°C to +125°C rating ensures operation in desert/arctic environments. |
| Spacecraft Onboard Telemetry | Nuclear Power Plant Safety Logic |
|
Use Scenario: Recording thermal sensor history and fault logs in CubeSat attitude determination subsystems. IC Role / Device Role / Timing Role: Radiation-tolerant nonvolatile memory for long-duration data logging with minimal power draw between transmissions. Use Value: 300 µA standby current extends battery life in solar-powered missions; 10-year data retention guarantees integrity over multi-year orbital missions. |
Use Scenario: Storing reactor trip setpoints and emergency shutdown sequences in Class 1E safety-critical instrumentation channels. IC Role / Device Role / Timing Role: Qualified nonvolatile memory for fail-safe logic execution where firmware persistence is mandated by IEEE 603. Use Value: MIL-PRF-38535 Class B qualification and hermetic CERDIP packaging meet nuclear regulatory requirements for environmental robustness and traceability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar paged parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-15DM/883 | 150 ns read access time; identical pinout, endurance, and military screening | Suitable for less timing-critical subsystems where 30 ns margin relaxation is acceptable | Select when system timing budget allows slower access; otherwise retain AT28C010-12DM/883 for deterministic boot paths |
| DS2502-E48+T&R | 1-Wire serial interface; 4 Kb capacity; no parallel bus or page-write capability | Used in asset tracking and simple sensor ID storage - not a functional substitute for parallel memory expansion | Only consider for new designs with strict pin-count constraints; not a drop-in or performance-equivalent alternative |
Compared with AT28C010-15DM/883, the AT28C010-12DM/883 delivers tighter read timing for time-critical avionics boot sequences; compared with DS2502-E48+T&R, it provides full parallel bus bandwidth and page-write throughput essential for firmware image storage - making it irreplaceable in legacy military computing architectures.
Availability
AT28C010-12DM/883 is available at Aetrix Electronics and suitable for avionics control, tactical communications, and nuclear instrumentation requiring stable component supply across extended product lifecycles and rigorous qualification continuity.
Supply support for AT28C010-12DM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions for aerospace, defense, and industrial markets.
The AT28C010-12DM/883 belongs to Microchip's military-grade parallel EEPROM product line, designed specifically for high-reliability applications demanding extended temperature operation, hermetic packaging, and MIL-STD-883 compliance.
FAQ
What is the guaranteed read access time for AT28C010-12DM/883?
The AT28C010-12DM/883 guarantees a maximum read access time of 120 ns across its full military temperature range (−55°C to +125°C), as specified in Table 5-2 of the official Microchip datasheet DS20006311A. This value is tested and screened per MIL-PRF-38535 Class B requirements and applies to all valid combinations of CE-to-output and address-to-output delays under 5 V ±10% supply conditions.
Does AT28C010-12DM/883 require an external high-voltage programming supply?
No, the AT28C010-12DM/883 operates from a single 5 V ±10% supply and does not require external VPP. All write and erase functions-including page write, byte write, and optional chip erase-are performed using standard 5 V logic levels. The only exception is the 128-byte device identification area, which requires 12 V ±0.5 V applied to A9 for programming, but this is strictly optional and isolated from main memory operation.
How is write protection implemented on AT28C010-12DM/883?
AT28C010-12DM/883 implements dual-layer write protection: hardware-level inhibition via VCC sensing (blocks writes below 3.8 V) and power-on delay (5 ms timeout), plus software data protection (SDP) enabled by a three-byte unlock sequence (AAh → 55h → A0h). Once SDP is active, all writes require repetition of the sequence - a feature validated in Section 5.11 of the datasheet and fully operational across the military temperature range.
What package type is used for AT28C010-12DM/883?
The AT28C010-12DM/883 uses a 32-lead CERDIP (Ceramic Dual Inline Package) per MIL-STD-1835 D-16 Config A, as confirmed by the package marking "%%DM/883" and mechanical drawing 32D6 in the Microchip Packaging Specification. This hermetically sealed ceramic package meets MIL-STD-883 requirements for moisture resistance, thermal cycling, and mechanical shock in airborne and spaceborne deployments.
Can AT28C010-12DM/883 perform page writes across multiple pages?
No, AT28C010-12DM/883 restricts page writes to a single 128-byte boundary defined by address bits A7–A16. As stated in Section 5, "All bytes during a page write operation must reside on the same page as defined by the state of the A7–A16 inputs." Attempting to cross page boundaries during a single write cycle will terminate the operation and initiate internal programming prematurely - a behavior verified in AC timing parameter tBLC (150 µs byte load cycle limit).
AT28C010-12DM/883 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-CDIP
AT28C010-12DM/883 FAQ
1.How can I place an order for AT28C010-12DM/883 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-12DM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-12DM/883 reliable?
The price and inventory of AT28C010-12DM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-12DM/883 is usually 5 days.
3.What payment methods are accepted for AT28C010-12DM/883?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-12DM/883 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-12DM/883?
AT28C010-12DM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-12DM/883 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-12DM/883?
For technical support, including AT28C010-12DM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-12DM/883 requirements.
6.How does Aetrix verify that AT28C010-12DM/883 is sourced from the original manufacturer or authorized distributors?
All AT28C010-12DM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-12DM/883 meets industry standards.
7.What is the process for return or replacement of AT28C010-12DM/883?
All AT28C010-12DM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-12DM/883, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-12DM/883 part is unused and in its original packaging.
Return procedure for AT28C010-12DM/883:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-12DM/883 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
