My Inquiry
My Account
Microchip Technology AT28C010-12JU-235
- Part No.:
- AT28C010-12JU-235
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C010-12JU-235.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-12JU-235 from Microchip Technology is a 1-Mbit (128K × 8) paged parallel EEPROM with JEDEC-standard byte-wide pinout, 120 ns read access time, and single 5V ±10% supply operation. It supports hardware/software data protection, DATA polling and toggle-bit write completion detection, and is used in industrial embedded systems for firmware storage, configuration retention, and boot code backup.
For engineers reviewing the AT28C010-12JU-235 datasheet, AT28C010-12JU-235 pinout, AT28C010-12JU-235 application, or AT28C010-12JU-235 equivalent, key selection criteria include page-write timing (≤10 ms), CMOS/TTL compatibility, industrial temperature range (–40°C to +85°C), green Pb/halide-free PLCC packaging, and 10,000/100,000-cycle endurance options.
Technical Context
The AT28C010-12JU-235 implements a paged architecture with a 128-byte internal latch, enabling up to 128-byte writes per internal programming cycle. Its dual-line control (CE/OE) allows flexible bus contention management during read operations, while WE-controlled or CE-controlled write initiation supports both byte and page modes.
It integrates VCC-sense and power-on delay circuitry to inhibit writes below 3.8V and enforce a 5 ms delay after power-up. Software Data Protection (SDP) uses a three-byte command sequence (AAh/55h/A0h) to enable/disable write protection, and device identification space (128 bytes at 1FF80H–1FFFFH) is accessible via A9 = 12V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Mbit (131,072 × 8 bits); supports full memory mapping without bank switching |
| Read Access Time | 120 ns max; enables direct replacement of SRAM in legacy 5V systems with no wait-state insertion |
| Page Write Cycle | ≤10 ms; reduces firmware update latency vs. byte-write-only EEPROMs |
| Endurance | 10,000 or 100,000 cycles; selectable via part marking (blank or "E" suffix) |
| Data Retention | 10 years at +85°C; validated for long-life industrial deployments |
| Supply Voltage | 5V ±10%; eliminates need for dedicated voltage regulators in 5V logic systems |
| Operating Temperature | –40°C to +85°C; qualified for industrial-grade environmental stress testing |
| Standby Current | 200 µA (CMOS); enables low-power hold states in battery-backed applications |
Pinout & Package
AT28C010-12JU-235 is packaged in a 32-lead Plastic Leaded Chip Carrier (PLCC) with matte Sn terminal finish and industrial temperature grade (–40°C to +85°C). Pin 1 is designated as "Don't Connect" per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DC (Pin 1) | Don't Connect | No internal connection; must remain unconnected on PCB |
| A0–A16 | Address Inputs | 17-bit address bus supporting full 128K-word addressing; A7–A16 define page boundaries for 128-byte writes |
| I/O0–I/O7 | Bi-directional Data Bus | CMOS/TTL-compatible 8-bit parallel interface; supports true read/write without external transceivers |
| CE | Chip Enable | Active-low chip select; enables device when low and OE low/WE high (read) or WE low (write) |
| OE | Output Enable | Active-low output control; places I/O pins in high-Z state when high to prevent bus contention |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge; latches address/data internally |
| VCC | Power Supply | +5V ±10% main supply; powers all internal logic and memory array |
| GND | Ground | Reference return path for all signals and power; requires low-impedance PCB plane |
| NC (Pins 6, 9) | No Connect | Unbonded die pads; must be left floating or tied to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| 128-byte Page Write | Reduces firmware update time by up to 128× vs. sequential byte writes; internal latching frees address/data bus mid-operation |
| DATA Polling (I/O7) | Enables real-time write completion detection without timers or interrupts; returns complemented data until write finishes |
| Toggle Bit (I/O6) | Provides alternative asynchronous write status monitoring; toggles during write, stabilizes on completion |
| Hardware Write Inhibit | VCC-sense and 5 ms power-on delay prevent spurious writes during brown-out or power ramp-up |
| Software Data Protection | Three-byte unlock sequence (5555h/2AAAh/5555h + A0h) required before any protected write; prevents accidental overwrites |
| Device Identification Area | 128-byte reserved EEPROM block (1FF80H–1FFFFH) accessible at 12V on A9 for serialization or calibration data storage |
Applications
| Industrial PLC Firmware Storage | Medical Device Configuration Backup |
|---|---|
Use Scenario: Storing ladder logic programs and I/O mapping tables in programmable logic controllers subject to frequent field updates and extended service life. IC Role / Device Role / Timing Role: Nonvolatile firmware repository with page-write acceleration and 10-year data retention under thermal cycling. Use Value: Eliminates need for external programming hardware during field upgrades; 120 ns read speed ensures deterministic scan cycle timing. | Use Scenario: Retaining calibrated sensor offsets, user preferences, and regulatory audit logs in Class II medical instruments operating continuously for >5 years. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with software/hardware write protection and 100,000-cycle endurance option. Use Value: Prevents inadvertent parameter corruption during power transitions; SDP lock ensures FDA 21 CFR Part 11 compliance. |
| Telecom Base Station Boot Code | Automotive ECU Calibration Data |
Use Scenario: Holding boot loader images and FPGA configuration bitstreams in outdoor telecom cabinets exposed to –40°C to +85°C ambient swings. IC Role / Device Role / Timing Role: Industrial-grade parallel EEPROM interfaced directly to microcontroller address/data bus without glue logic. Use Value: JEDEC-compliant pinout ensures drop-in compatibility with legacy SRAM-based designs; green Pb/halide-free package meets RoHS/REACH. | Use Scenario: Storing engine calibration maps and adaptive learning values in automotive ECUs where vibration and thermal shock are routine. IC Role / Device Role / Timing Role: High-reliability nonvolatile memory with internal error correction and 10,000-cycle endurance validated per AEC-Q100 stress profiles. Use Value: Withstands 1000+ thermal cycles without data loss; page-write capability accelerates reprogramming during dealer flash updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-15JU | 150 ns read access time; otherwise identical pinout, page-write timing, and feature set | Suitable where system timing budget allows slower access; lower cost in high-volume procurement | Select when 150 ns read latency is acceptable and cost optimization is prioritized over maximum speed |
| MX28F1000PC | Intel-compatible 1-Mbit parallel EEPROM; 120 ns access but requires 12V VPP for programming; no built-in software protection | Legacy Intel architecture systems requiring pin-for-pin compatibility with older 28F-series devices | Choose only for backward compatibility with existing Intel-based designs; lacks AT28C010's integrated SDP and VCC-sense safety features |
Compared with AT28C010-15JU, the AT28C010-12JU-235 delivers tighter read timing for time-critical applications; versus MX28F1000PC, it eliminates external high-voltage programming circuitry and adds robust write-protection mechanisms essential for modern industrial firmware integrity.
Availability
AT28C010-12JU-235 is available at Aetrix Electronics and suitable for industrial PLC firmware storage, medical device configuration backup, and telecom base station boot code requiring stable component supply across extended product lifecycles.
Supply support for AT28C010-12JU-235 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global provider of microcontrollers, analog components, and memory solutions, with a focus on reliability, longevity, and embedded system integration.
The AT28C010 belongs to Microchip's parallel EEPROM product line, designed specifically for legacy 5V system upgrades, industrial control firmware retention, and applications demanding JEDEC-standard pin compatibility and robust write-protection.
FAQ
What is the maximum page write size supported by the AT28C010-12JU-235?
The AT28C010-12JU-235 supports a maximum page write size of 128 bytes per internal programming cycle. This is enabled by its 128-byte internal address and data latch. All bytes written within a single page operation must reside on the same 128-byte boundary defined by address bits A7–A16, and each successive byte must be loaded within 150 µs of the previous one to maintain page mode operation.
Does the AT28C010-12JU-235 require a high-voltage programming supply?
No, the AT28C010-12JU-235 operates from a single 5V ±10% supply and does not require an external high-voltage (e.g., 12V) programming source for standard write operations. The optional 12V on A9 is used exclusively for accessing the 128-byte device identification area (1FF80H–1FFFFH), not for main array programming. All byte and page writes use only VCC.
How does DATA polling work on the AT28C010-12JU-235?
During a write cycle, reading the last-written byte from the AT28C010-12JU-235 causes I/O7 to output the complement of the written data. Once the internal write completes, I/O7 returns the true data value. This allows host firmware to poll I/O7 in a tight loop to detect write completion without fixed delays or external interrupts - a critical feature for deterministic real-time systems using the AT28C010-12JU-235.
What is the purpose of the "DC" pin on the AT28C010-12JU-235 PLCC package?
The "DC" pin (Pin 1) on the AT28C010-12JU-235 PLCC package is designated "Don't Connect" in the official Microchip datasheet DS20006331A. It has no internal connection and must remain unconnected on the PCB. Routing or soldering this pin may cause mechanical stress or unintended coupling; it serves solely as a physical orientation marker for automated placement equipment.
Can the AT28C010-12JU-235 be used as a direct replacement for SRAM in existing designs?
Yes - the AT28C010-12JU-235 is designed for SRAM drop-in replacement in 5V systems. Its JEDEC-approved byte-wide pinout, TTL/CMOS-compatible I/O, and read-access timing (120 ns) match common fast SRAMs. However, write operations require explicit CE/OE/WE sequencing and write completion detection (via DATA polling or toggle bit), unlike SRAM's transparent write behavior. The AT28C010-12JU-235 retains data without power, eliminating battery backup requirements.
AT28C010-12JU-235 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (11.43x13.97)
AT28C010-12JU-235 FAQ
1.How can I place an order for AT28C010-12JU-235 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-12JU-235 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-12JU-235 reliable?
The price and inventory of AT28C010-12JU-235 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-12JU-235 is usually 5 days.
3.What payment methods are accepted for AT28C010-12JU-235?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-12JU-235 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-12JU-235?
AT28C010-12JU-235 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-12JU-235 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-12JU-235?
For technical support, including AT28C010-12JU-235 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-12JU-235 requirements.
6.How does Aetrix verify that AT28C010-12JU-235 is sourced from the original manufacturer or authorized distributors?
All AT28C010-12JU-235 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-12JU-235 meets industry standards.
7.What is the process for return or replacement of AT28C010-12JU-235?
All AT28C010-12JU-235 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-12JU-235, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-12JU-235 part is unused and in its original packaging.
Return procedure for AT28C010-12JU-235:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-12JU-235 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
