Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT28C010-15DM/883

Name: AT28C010-15DM/883
Brand: Microchip Technology
SKU: AT28C010-15DM/883
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT28C010-15DM/883

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 32-CDIP (0.600", 15.24mm)

Datasheet:: AT28C010-15DM/883.pdf

Description:: IC EEPROM 1MBIT PARALLEL 32CDIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,513

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT28C010-15DM/883 from Microchip Technology is a military-grade 1-Mbit (131,072 × 8) paged parallel EEPROM with 150 ns read access time, single 5V ±10% supply operation, and JEDEC-approved byte-wide pinout. It supports automatic 1–128-byte page writes with 10 ms max cycle time and delivers 300 µA CMOS standby current for low-power embedded systems requiring nonvolatile storage in harsh environments.

For engineers reviewing the AT28C010-15DM/883 datasheet, AT28C010-15DM/883 pinout, AT28C010-15DM/883 application, or AT28C010-15DM/883 equivalent, this device serves as a drop-in replacement for legacy parallel EEPROMs in avionics, defense computing, and space-qualified instrumentation where extended temperature operation (−55°C to +125°C), hardware/software write protection, and 10-year data retention are mandatory.

Technical Context

The AT28C010-15DM/883 implements a paged architecture with an internal 128-byte latch and autonomous control timer, enabling burst writes without external timing logic. Its dual-line chip enable (CE) and output enable (OE) interface provides bus contention prevention in multi-master systems, while DATA polling on I/O7 and toggle-bit detection on I/O6 deliver deterministic end-of-write signaling.

Hardware write protection includes VCC sense (inhibit below 3.8 V), 5 ms power-on delay, noise filtering (<15 ns pulses rejected), and active-level gating (WE high, CE high, or OE low blocks writes). Software Data Protection (SDP) uses a 3-byte command sequence (AAh/55h/A0h) to lock memory against inadvertent writes-retained across power cycles and compatible with both byte and page programming modes.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	131,072 × 8 bits (1 Mbit); enables direct byte-addressable storage for firmware boot code or configuration tables without external address decoding.
Read Access Time	150 ns maximum; meets timing requirements for 6-MHz Z80, 8-MHz 8086, and MIL-STD-1750A bus interfaces without wait states.
Page Write Cycle	10 ms maximum for 1–128 bytes; reduces system latency versus sequential byte writes by >90% when updating contiguous parameter sets.
Supply Voltage	5 V ±10%; operates directly from standard military-grade DC-DC converters without regulation overhead.
Operating Temperature	−55°C to +125°C; qualified per MIL-PRF-38535 Class B and tested to 5962-38267 specification for space and airborne platforms.
Data Retention	10 years minimum at +125°C; validated for long-term deployment in sealed avionics enclosures without thermal cycling.
Endurance	10,000 write/erase cycles; sufficient for field-updatable mission profiles with ≤100 reprogramming events over service life.

Pinout & Package

AT28C010-15DM/883 is supplied in a 32-lead CERDIP (Ceramic Dual Inline Package) with 0.600" width, compliant with MIL-STD-1835 D-16 Config A. The package features hermetic ceramic construction, gold-plated leads, and military-grade marking including /883 suffix and 5962-38267 device identifier.

Pin/Terminal	Circuit Role	Design Meaning
A0–A16	Address Inputs	17-bit address bus; A7–A16 define 128-byte page boundaries for page write operations-A0–A6 select byte offset within page.
I/O0–I/O7	Bi-directional Data Bus	8-bit parallel interface; supports true read/write sharing of same pins-no external transceivers required for SRAM-like access.
CE	Chip Enable	Active-low global enable; deassertion places outputs in high-impedance state-critical for bus arbitration in multi-device systems.
OE	Output Enable	Active-low read control; allows CE to remain asserted during reads while disabling outputs to prevent contention on shared data bus.
WE	Write Enable	Active-low write strobe; falling edge latches address/data-supports both WE-controlled and CE-controlled write initiation per JEDEC timing.
VCC	Power Supply	+5 V ±10% input; powers all internal logic and charge pumps-no auxiliary voltage required for erase/write functions.
GND	Ground Reference	Signal and power return; requires low-inductance connection to minimize noise coupling during high-current write pulses.
NC	No Connect	Pins 1 and 30 are unconnected; must be left floating-no tie-to-rail or decoupling required.

Key Features

Feature	Design Value
JEDEC Byte-Wide Pinout	Direct compatibility with industry-standard SRAM and EPROM sockets-enables retrofit into legacy MIL-C-883 designs without PCB revision.
Hardware + Software Write Protection	VCC-sense, noise filtering, and 3-byte SDP command sequence jointly eliminate risk of corruption during brown-out, EMI, or software fault conditions.
DATA Polling & Toggle Bit	Real-time write completion detection via I/O7 complement or I/O6 toggling-eliminates fixed delays and improves system throughput.
128-Byte Page Register	Internal latch accepts up to 128 bytes before initiating write-freed address/data bus allows concurrent CPU execution during programming.
Device Identification Area	Dedicated 128-byte EEPROM segment (1FF80H–1FFFFH) accessible via 12 V on A9-supports unique unit serialization and calibration data storage.

Applications

Avionics Flight Control	Military Radio Firmware
Use Scenario: Storing real-time sensor calibration coefficients and flight envelope limits in fly-by-wire computers operating at −55°C to +125°C. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-up initialization and runtime parameter updates via discrete address/data bus. Use Value: 10-year data retention ensures calibration integrity across aircraft service life without maintenance intervention.	Use Scenario: Holding encrypted communication protocol stacks and frequency-hopping sequences in manpack radios exposed to shock/vibration. IC Role / Device Role / Timing Role: Secure firmware repository with hardware write inhibit during RF transmission bursts to prevent accidental overwrite. Use Value: 10,000-cycle endurance supports field upgrades via secure bootloader without hardware replacement.
Spacecraft Onboard Computer	Nuclear Power Plant Monitoring
Use Scenario: Archiving telemetry history and fault logs in radiation-hardened satellite subsystems where reboots occur infrequently. IC Role / Device Role / Timing Role: High-reliability data logger using page writes to batch timestamped sensor readings with minimal CPU overhead. Use Value: Hermetic CERDIP packaging prevents moisture ingress and mitigates single-event latchup in low-earth orbit.	Use Scenario: Maintaining safety-critical trip setpoints and reactor status flags in redundant control cabinets operating continuously for decades. IC Role / Device Role / Timing Role: Fail-safe configuration vault with dual write-protection layers-hardware disable during grid transients and software lock during operator override. Use Value: MIL-PRF-38535 Class B qualification guarantees performance under seismic stress and electromagnetic pulse (EMP) exposure.

Avionics Flight Control

Military Radio Firmware

Use Scenario: Storing real-time sensor calibration coefficients and flight envelope limits in fly-by-wire computers operating at −55°C to +125°C.

IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-up initialization and runtime parameter updates via discrete address/data bus.

Use Value: 10-year data retention ensures calibration integrity across aircraft service life without maintenance intervention.

Use Scenario: Holding encrypted communication protocol stacks and frequency-hopping sequences in manpack radios exposed to shock/vibration.

IC Role / Device Role / Timing Role: Secure firmware repository with hardware write inhibit during RF transmission bursts to prevent accidental overwrite.

Use Value: 10,000-cycle endurance supports field upgrades via secure bootloader without hardware replacement.

Spacecraft Onboard Computer

Nuclear Power Plant Monitoring

Use Scenario: Archiving telemetry history and fault logs in radiation-hardened satellite subsystems where reboots occur infrequently.

IC Role / Device Role / Timing Role: High-reliability data logger using page writes to batch timestamped sensor readings with minimal CPU overhead.

Use Value: Hermetic CERDIP packaging prevents moisture ingress and mitigates single-event latchup in low-earth orbit.

Use Scenario: Maintaining safety-critical trip setpoints and reactor status flags in redundant control cabinets operating continuously for decades.

IC Role / Device Role / Timing Role: Fail-safe configuration vault with dual write-protection layers-hardware disable during grid transients and software lock during operator override.

Use Value: MIL-PRF-38535 Class B qualification guarantees performance under seismic stress and electromagnetic pulse (EMP) exposure.

Equivalent & Alternatives

The following parts are listed as comparable options for similar parallel EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT28C010-12DM/883	120 ns read access time; identical pinout, endurance, and temperature range.	Suitable for higher-speed bus systems (e.g., 8-MHz 8086) requiring tighter timing margins.	Select when system timing budget demands sub-150 ns access-requires verification of tACC/tCE compliance in target design.
AT28C010-20DM/883	200 ns read access time; same military qualification, package, and feature set.	Optimized for cost-sensitive programs where 150 ns margin is unnecessary and lower test cost is prioritized.	Choose for legacy systems with relaxed timing or where procurement volume justifies lower-cost speed bin.

Compared with AT28C010-15DM/883, the -12DM/883 offers faster read response at premium test cost, while the -20DM/883 trades 50 ns latency for reduced qualification expense-both retain identical write performance, protection mechanisms, and environmental ruggedness.

Availability

AT28C010-15DM/883 is available at Aetrix Electronics and suitable for avionics, defense communications, and nuclear instrumentation requiring stable component supply across extended product lifecycles and strict obsolescence management.

Supply support for AT28C010-15DM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for industrial, automotive, aerospace, and defense markets.

The AT28C010 product line delivers radiation-tolerant, temperature-hardened parallel EEPROMs designed specifically for mission-critical systems where data integrity, long-term reliability, and MIL-STD compliance are non-negotiable.

FAQ

What is the guaranteed read access time for AT28C010-15DM/883?

The AT28C010-15DM/883 guarantees a maximum read access time of 150 ns across its full military temperature range (−55°C to +125°C) when operated at 5 V ±10%. This value is specified in Table 5-2 of the official Microchip datasheet DS20006311A and applies to both CE-to-output (tCE) and address-to-output (tACC) timing parameters under worst-case conditions.

Does AT28C010-15DM/883 support page write operations, and what is the maximum page size?

Yes, AT28C010-15DM/883 supports page write operations with a maximum page size of 128 bytes. The device uses an internal 128-byte latch to accept consecutive data bytes within a 150 µs window (tBLC), after which it automatically initiates the internal programming cycle. All bytes in a single page write must reside on the same 128-byte boundary defined by address bits A7–A16.

How is write protection implemented on AT28C010-15DM/883?

AT28C010-15DM/883 implements dual-layer write protection: hardware-based (VCC sense below 3.8 V, 5 ms power-on delay, noise filtering on WE/CE, and active-level gating) and software-based (3-byte SDP command sequence: AAh to 5555h, 55h to 2AAAh, A0h to 5555h). Both layers operate independently and persist through power cycles.

What package type is used for AT28C010-15DM/883, and is it hermetically sealed?

AT28C010-15DM/883 is packaged in a 32-lead CERDIP (Ceramic Dual Inline Package) conforming to MIL-STD-1835 D-16 Config A. It is a hermetically sealed ceramic package with gold-plated leads, qualified to MIL-PRF-38535 Class B and marked with /883 and 5962-38267 for full military traceability.

Can AT28C010-15DM/883 be used as a direct replacement for older AT28C010 variants?

Yes, AT28C010-15DM/883 is pin-compatible and functionally identical to other AT28C010 speed grades (e.g., -12DM/883, -20DM/883) in the same CERDIP package. It maintains JEDEC byte-wide pinout, identical DC/AC characteristics, and full backward compatibility with existing schematics and PCB layouts-no redesign required.

AT28C010-15DM/883 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 32-CDIP (0.600", 15.24mm)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Mbit

Memory Organization:: 128K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 10ms

Access Time:: 150 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TC)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 32-CDIP

AT28C010-15DM/883 FAQ

1.How can I place an order for AT28C010-15DM/883 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT28C010-15DM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT28C010-15DM/883 reliable?

The price and inventory of AT28C010-15DM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-15DM/883 is usually 5 days.

3.What payment methods are accepted for AT28C010-15DM/883?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-15DM/883 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT28C010-15DM/883?

AT28C010-15DM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT28C010-15DM/883 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT28C010-15DM/883?

For technical support, including AT28C010-15DM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-15DM/883 requirements.

6.How does Aetrix verify that AT28C010-15DM/883 is sourced from the original manufacturer or authorized distributors?

All AT28C010-15DM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-15DM/883 meets industry standards.

7.What is the process for return or replacement of AT28C010-15DM/883?

All AT28C010-15DM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-15DM/883, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT28C010-15DM/883 part is unused and in its original packaging.

Return procedure for AT28C010-15DM/883:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…