Microchip Technology AT28C010-15JI
- Part No.:
- AT28C010-15JI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C010-15JI.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-15JI from Atmel is a 1-Mbit (128K × 8) paged parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 10 ms maximum page write cycle, and industrial temperature range (–40°C to +85°C). It operates from a single 5V ±10% supply, supports hardware/software data protection, and is used in firmware storage, configuration memory, and boot code retention for embedded controllers.
For engineers reviewing the AT28C010-15JI datasheet, AT28C010-15JI pinout, AT28C010-15JI application, or AT28C010-15JI equivalent, this device delivers deterministic page-write timing, DATA polling and toggle-bit write completion detection, CMOS/TTL-compatible I/O, and VCC-sense write inhibit - critical for reliable nonvolatile storage in power-critical industrial systems.
Technical Context
The AT28C010-15JI implements a paged architecture with a 128-byte internal latching register, enabling up to 128 bytes to be written in a single internal programming period without bus hold. Its dual-line chip enable (CE) and output enable (OE) control allows flexible bus contention management during read cycles.
Write operations are self-timed using an internal control timer; byte and page writes are initiated by WE/CE edge transitions, with DATA polling on I/O7 or toggle-bit behavior on I/O6 providing deterministic end-of-write detection. Hardware protection includes VCC sense (<3.8 V inhibits write), 5 ms power-on delay, and noise filtering on WE/CE inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Mbit (131,072 × 8), organized as 128K words × 8 bits - supports full 16-bit address space with A0–A16 addressing. |
| Read Access Time | 150 ns max - ensures compatibility with 6–7 MHz microcontroller buses without wait states. |
| Page Write Cycle | 10 ms max - enables efficient bulk updates of configuration or calibration data without system stall. |
| Endurance | 10,000 write/erase cycles - sufficient for field-updatable firmware or infrequently modified system parameters. |
| Data Retention | 10 years at +85°C - validated for long-term reliability in industrial environments without refresh. |
| Supply Voltage | 5V ±10% - eliminates need for dedicated voltage regulators in legacy 5V logic systems. |
| Standby Current | 200 µA CMOS - enables low-power operation during sleep modes in battery-backed applications. |
Pinout & Package
AT28C010-15JI is packaged in a 32-lead Plastic J-leaded Chip Carrier (PLCC), JEDEC MS-016 AE compliant, with pin 1 marked and designated "Don't Connect" (DC). The package is lead-free compatible and rated for industrial temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 128K-word addressing; A7–A16 define page boundaries for 128-byte page writes. |
| I/O0–I/O7 | Bidirectional Data Bus | CMOS/TTL-compatible 8-bit data path; I/O7 provides DATA polling output; I/O6 provides toggle-bit status. |
| CE | Chip Enable | Active-low chip select; must be low with OE low and WE high for read access; inhibits writes when high. |
| OE | Output Enable | Active-low output control; places I/O pins in high-impedance state when high, preventing bus contention. |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge; write inhibited if held high. |
| VCC | Power Supply | +5V ±10% supply; internal VCC sense circuitry disables writes below ~3.8V to prevent corruption during brownout. |
| GND | Ground Reference | Signal and power ground reference for all I/O and internal logic; decoupling required within 1 cm of VCC pin. |
| NC / DC | No Connect / Don't Connect | Pin 1 (PLCC) is DC - must remain unconnected; other NC pins are internally unused and must be left floating. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for industry-standard 27Cxxx and 28Cxxx EPROM/EEPROM sockets without layout change. |
| Hardware Data Protection | VCC sense, 5 ms power-on delay, and 15 ns noise filtering eliminate need for external power-monitoring ICs. |
| Software Data Protection (SDP) | User-configurable 3-byte command sequence (AAh/55h/A0h) enables/disables write protection without hardware modification. |
| Page Write with Auto-Latch | Internal 128-byte register frees address/data bus after first byte, allowing concurrent host CPU operations during write execution. |
| DATA Polling & Toggle Bit | Dual, software-transparent write completion detection methods reduce polling overhead and simplify driver implementation. |
Applications
| Industrial PLC Configuration Storage | Embedded System Boot Code Retention |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and calibration coefficients in programmable logic controllers operating continuously in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during startup and runtime; retains data across 10+ year service life with no maintenance. Use Value: Eliminates reliance on battery-backed SRAM; withstands repeated power cycling and ambient temperatures up to +85°C without data loss. |
Use Scenario: Holding bootloader firmware and secure boot keys in medical infusion pumps and diagnostic equipment requiring certified firmware integrity. IC Role / Device Role / Timing Role: Primary boot memory mapped into CPU address space; supports fast 150 ns reads and protected page writes during field updates. Use Value: Enables secure, authenticated firmware upgrades via SDP-enabled write protection and deterministic write completion signaling. |
| Telecom Line Card Parameter Storage | Automotive Body Control Module EEPROM |
Use Scenario: Saving channel gain settings, fault logs, and provisioning data in carrier-grade DSLAM line cards exposed to wide thermal swings. IC Role / Device Role / Timing Role: Field-serviceable parameter memory with 10-year data retention and industrial temp rating (–40°C to +85°C). Use Value: Reduces field return rates by eliminating premature data corruption; supports remote reconfiguration without hardware intervention. |
Use Scenario: Storing seat position presets, window auto-up/down thresholds, and door lock logic in automotive body control units (BCUs). IC Role / Device Role / Timing Role: Automotive-grade nonvolatile memory interfaced directly to 8-bit microcontrollers; survives cold crank (4.5V) and load dump (6.25V) transients. Use Value: Meets AEC-Q100 stress requirements via VCC-sense write inhibit and robust 5V tolerance on all pins including OE and A9. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar paged parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-15PI | Same die and specs, but in 32-lead PDIP package instead of PLCC; higher profile and through-hole mounting. | Preferred for prototyping or legacy PCBs with DIP footprints; not suitable for surface-mount industrial assemblies. | Select only when mechanical fit and hand-solderability outweigh board space constraints. |
| AT28C010-15TI | Same die and specs, but in 32-lead TSOP package; thinner profile and finer pitch (0.5 mm) than PLCC. | Optimized for space-constrained consumer electronics; lacks PLCC's mechanical robustness and thermal mass for industrial vibration. | Choose for high-density layouts where thermal cycling resistance is secondary to footprint reduction. |
Compared with AT28C010-15JI, the -15PI offers easier manual assembly but larger board area, while the -15TI reduces height and footprint at the cost of lower mechanical ruggedness and reduced thermal margin under sustained industrial operation.
Availability
AT28C010-15JI is available at Aetrix Electronics and suitable for industrial automation, embedded boot memory, and telecom parameter storage requiring stable component supply across extended product lifecycles.
Supply support for AT28C010-15JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs.
The AT28C010 product line was designed specifically for reliable, pin-compatible replacement of UV-erasable EPROMs in industrial and telecom systems requiring in-system reprogrammability without external high-voltage circuitry.
FAQ
What is the maximum page write size supported by the AT28C010-15JI?
The AT28C010-15JI supports a maximum page write size of 128 bytes per internal programming cycle. This is enabled by its internal 128-byte latching register, which accepts sequential data within a 150 µs window (tBLC) after each byte. All addresses in a given page write must share identical A7–A16 values, defining the 128-byte boundary. The AT28C010-15JI does not support partial-page writes smaller than one byte or cross-page writes.
How does hardware data protection work on the AT28C010-15JI?
Hardware data protection on the AT28C010-15JI comprises four mechanisms: (1) VCC sense circuitry that disables writes when supply drops below ~3.8 V; (2) automatic 5 ms power-on delay before write enable; (3) write inhibition when CE is high, OE is low, or WE is high; and (4) 15 ns noise filtering on WE and CE inputs. These features operate independently of firmware and ensure the AT28C010-15JI remains immune to spurious writes during power ramp-up, brownout, or EMI events.
Can the AT28C010-15JI be used as a direct replacement for a 27C1001 EPROM?
Yes, the AT28C010-15JI is a functional and pin-compatible replacement for the 27C1001 EPROM in most designs. Both use identical JEDEC-standard 32-pin byte-wide pinouts (A0–A16, I/O0–I/O7, CE, OE, WE/VPP), operate from 5V, and support the same address space. However, the AT28C010-15JI requires no UV erasure or 12V VPP programming voltage - it uses internal charge pumps and supports in-system page writes, making it a true drop-in upgrade for legacy EPROM sockets.
What is the purpose of the extra 128 bytes of EEPROM in the AT28C010-15JI?
The AT28C010-15JI includes 128 bytes of dedicated identification memory located at addresses 1FF80H–1FFFFH. These bytes can be read or written by raising A9 to 12V ±0.5V, enabling permanent device serialization, firmware version stamping, or manufacturing traceability without consuming main array space. This feature is fully independent of the primary 128K × 8 memory and retains data for 10 years under industrial conditions - a capability unique to the AT28C010-15JI among standard parallel EEPROMs.
Does the AT28C010-15JI support chip erase, and how is it performed?
Yes, the AT28C010-15JI supports full-chip erase via a 6-byte software command sequence detailed in Atmel's Software Chip Erase application note. Unlike page or byte writes, chip erase clears the entire 128K × 8 memory array to FFh in a single operation. It requires no external high voltage and executes autonomously after command issuance. The AT28C010-15JI does not support sector or block erase - only full-chip or page-level erasure is implemented.
AT28C010-15JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C010-15JI FAQ
1.How can I place an order for AT28C010-15JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-15JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-15JI reliable?
The price and inventory of AT28C010-15JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-15JI is usually 5 days.
3.What payment methods are accepted for AT28C010-15JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-15JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-15JI?
AT28C010-15JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-15JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-15JI?
For technical support, including AT28C010-15JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-15JI requirements.
6.How does Aetrix verify that AT28C010-15JI is sourced from the original manufacturer or authorized distributors?
All AT28C010-15JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-15JI meets industry standards.
7.What is the process for return or replacement of AT28C010-15JI?
All AT28C010-15JI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-15JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-15JI part is unused and in its original packaging.
Return procedure for AT28C010-15JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-15JI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

