My Inquiry
My Account
Microchip Technology AT28C010-15JU-235
- Part No.:
- AT28C010-15JU-235
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C010-15JU-235.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,571
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-15JU-235 from Microchip Technology is a 1-Mbit (128K × 8) paged parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 10 ms maximum page write cycle, and industrial temperature range (–40°C to +85°C). It operates from a single 5V ±10% supply, supports hardware/software data protection, and is used in firmware storage, configuration memory, and boot code retention for embedded controllers.
For engineers reviewing the AT28C010-15JU-235 datasheet, AT28C010-15JU-235 pinout, AT28C010-15JU-235 application, or AT28C010-15JU-235 equivalent, key selection considerations include page-write timing (≤10 ms), DATA polling/Toggle Bit end-of-write detection, CMOS/TTL compatibility, 200 µA standby current, and PLCC-32 packaging with A0–A16 address bus and I/O0–I/O7 bidirectional data bus.
Technical Context
The AT28C010-15JU-235 implements a paged write architecture with a 128-byte internal latching register, enabling up to 128 bytes to be loaded before automatic internal programming. Its dual-line control (CE/OE/WE) allows flexible bus arbitration and prevents contention during read/write transitions.
It integrates VCC-sense write inhibition (<3.8 V), 5 ms power-on delay, noise filtering on WE/CE inputs, and optional software data protection (SDP) via three-byte command sequences. Device identification space (128 bytes at 1FF80H–1FFFFH) and optional 12V-based chip erase are supported.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Mbit (131,072 × 8), organized as 128K words × 8 bits - supports full firmware image or multi-parameter configuration storage. |
| Read Access Time | 150 ns max - enables direct replacement of SRAM in legacy 8-bit microcontroller systems without timing redesign. |
| Page Write Cycle | 10 ms max - reduces firmware update latency vs. byte-by-byte writes; supports burst loading of up to 128 bytes per operation. |
| Supply Voltage | 5V ±10% - compatible with standard TTL/CMOS logic rails; no auxiliary voltage required. |
| Standby Current | 200 µA (CMOS mode) - suitable for battery-backed or low-power industrial systems requiring persistent nonvolatile storage. |
| Endurance | 10,000 write/erase cycles - validated for field-updatable configuration tables and infrequent firmware patches. |
| Data Retention | 10 years - ensures long-term reliability in unattended equipment such as industrial PLCs and telecom line cards. |
Pinout & Package
AT28C010-15JU-235 uses a 32-lead Plastic Leaded Chip Carrier (PLCC) package with JEDEC-standard byte-wide pinout. Pin 1 is NC (No Connect); pins A0–A16 provide full 17-bit addressing; I/O0–I/O7 serve as bidirectional data bus; CE, OE, and WE enable standard parallel memory interface timing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 128K-word addressing; A7–A16 define page boundaries for 128-byte page writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; supports true read/write operations and DATA Polling (I/O7) or Toggle Bit (I/O6) status monitoring. |
| CE | Chip Enable | Active-low chip select; must be low for read/write access; high-Z output when deasserted. |
| OE | Output Enable | Active-low output control; used with CE to gate data bus; enables bus sharing in multi-device systems. |
| WE | Write Enable | Active-low write strobe; controls byte or page write initiation; latches data on rising edge after address setup. |
| VCC | Power Supply | +5V ±10% supply input; powers all internal logic and memory array; includes VCC-sense write inhibit circuitry. |
| GND | Ground Reference | Signal and power ground reference; pin 16 in PLCC; critical for noise immunity in high-speed read/write cycles. |
| NC | No Connect | Pins 30 (PLCC) - unused; must remain unconnected per datasheet; not tied to VCC/GND or pulled. |
Key Features
| Feature | Design Value |
|---|---|
| 128-byte Page Write Register | Reduces firmware update time by >90% vs. byte writes; eliminates host-side address incrementing overhead during bulk writes. |
| DATA Polling (I/O7) | Enables real-time write completion detection without external timers or interrupts; supports deterministic polling loops in resource-constrained MCUs. |
| Toggle Bit (I/O6) | Provides asynchronous write status feedback; allows concurrent host processing while monitoring I/O6 state changes. |
| Hardware Write Inhibit | VCC-sense and 5 ms power-on delay prevent corruption during brown-out or cold-start conditions; no external supervisor IC required. |
| Software Data Protection (SDP) | Three-byte unlock sequence (AAh/55h/A0h) prevents accidental writes; SDP remains active across power cycles until explicitly disabled. |
Applications
| Industrial PLC Configuration Storage | Legacy Embedded System Boot Memory |
|---|---|
Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and calibration coefficients in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed at system startup and runtime; retains values across power loss. Use Value: 10,000-cycle endurance and 10-year data retention ensure reliable parameter persistence over PLC service life; 150 ns read time meets real-time scan cycle deadlines. | Use Scenario: Holding boot loader code and hardware initialization routines for 8-bit microcontrollers in medical devices and test equipment. IC Role / Device Role / Timing Role: Parallel boot ROM replacement; directly mapped into CPU address space via A0–A16 and I/O0–I/O7. Use Value: JEDEC-compatible pinout enables drop-in replacement of obsolete EPROMs; 5V-only operation simplifies power design versus multi-voltage alternatives. |
| Firmware Update Buffer in Telecom Line Cards | Device Identification & Traceability Memory |
Use Scenario: Temporary storage of new firmware images prior to validation and atomic flash programming in DSLAM or base station modules. IC Role / Device Role / Timing Role: Intermediate nonvolatile staging buffer; receives updates via UART/SPI-to-parallel bridge and transfers to main flash upon CRC pass. Use Value: Use Value: 128-byte page write minimizes update window; DATA Polling allows precise synchronization with host firmware update state machine. | Use Scenario: Recording manufacturing lot codes, calibration timestamps, and revision IDs in automotive ECUs and industrial sensors. IC Role / Device Role / Timing Role: Dedicated 128-byte ID space (1FF80H–1FFFFH) accessible via 12V A9 programming; isolated from main memory array. Use Value: Enables traceability without consuming main memory; 12V-programmable ID section supports post-assembly serialization in production test. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-12JU | 120 ns read access time; otherwise identical pinout, timing, and feature set. | Suitable where tighter read timing is required in high-speed bus systems (e.g., 8-MHz Z80 or 68000 designs). | Select when system timing budget demands sub-150 ns access; same PCB layout and firmware interface. |
| MN63C010-15PL | Same 1-Mbit paged EEPROM architecture but manufactured by Macronix; 150 ns read, PLCC-32, 5V supply. | Validated in automotive-grade designs requiring AEC-Q100 qualification (AT28C010 is industrial grade only). | Choose for automotive applications needing extended temperature validation; verify SDP command compatibility before migration. |
Compared with AT28C010-15JU-235, the AT28C010-12JU offers faster read timing for legacy high-clock-rate systems, while MN63C010-15PL provides automotive qualification at the cost of different manufacturer-specific SDP implementation - both require no PCB changes but differ in qualification scope and timing margin.
Availability
AT28C010-15JU-235 is available at Aetrix Electronics and suitable for industrial PLCs, legacy embedded boot systems, telecom line card firmware staging, and device traceability applications requiring stable component supply and long-lifecycle support.
Supply support for AT28C010-15JU-235 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The AT28C010 belongs to Microchip's parallel EEPROM product line, designed specifically for pin-compatible replacement of EPROMs and SRAMs in legacy industrial and embedded systems requiring reliable, low-power, 5V-only nonvolatile storage.
FAQ
What is the maximum page write size supported by the AT28C010-15JU-235?
The AT28C010-15JU-235 supports a maximum page write size of 128 bytes. This is enabled by its internal 128-byte page register, which latches address and data during a single write initiation. All 128 bytes must reside within the same page (defined by A7–A16), and successive bytes must be loaded within 150 µs of each other to avoid premature internal programming. The AT28C010-15JU-235 does not support partial-page writes smaller than 1 byte or larger than 128 bytes.
Does the AT28C010-15JU-235 require a 12V supply for any operation?
The AT28C010-15JU-235 operates exclusively from a 5V ±10% supply for normal read/write functions. A 12V ±0.5V supply is required only for accessing the dedicated 128-byte device identification area (addresses 1FF80H–1FFFFH) by raising A9 to 12V - this is an optional, infrequent operation for manufacturing serialization. All standard memory operations, including page writes, DATA polling, and software data protection, function at 5V only.
How does hardware write protection work on the AT28C010-15JU-235?
Hardware write protection on the AT28C010-15JU-235 consists of four integrated mechanisms: (1) VCC sense that inhibits writes if supply drops below ~3.8V; (2) 5 ms power-on delay before write enable; (3) write inhibition when OE is low, CE is high, or WE is high; and (4) noise filtering rejecting pulses <15 ns on WE/CE. These operate autonomously without firmware involvement, ensuring robustness during power transients. The AT28C010-15JU-235 does not rely on external components for this protection.
Can the AT28C010-15JU-235 be used as a direct replacement for EPROMs like the 27C010?
Yes, the AT28C010-15JU-235 is designed as a functional and pin-compatible replacement for 1-Mbit EPROMs such as the 27C010, using the same JEDEC-standard 32-pin byte-wide footprint (PLCC or TSOP). Unlike EPROMs, it requires no UV erasure and supports in-system electrical reprogramming. However, the AT28C010-15JU-235 uses different control timing (CE/OE/WE vs. OE/CE only) and lacks the 27C010's program verify mode - firmware must implement DATA polling or Toggle Bit detection instead of relying on EPROM-style status pins.
What is the purpose of the "U" suffix in AT28C010-15JU-235?
The "U" in AT28C010-15JU-235 denotes the industrial temperature grade (–40°C to +85°C) and matte tin (Sn) terminal finish per Microchip's part numbering system. It confirms the device is qualified for extended thermal operation in harsh environments such as factory automation and outdoor telecom equipment. The "J" specifies the 32-lead PLCC package, and "15" indicates the 150 ns read access speed grade. The "235" is a date/batch code and does not affect electrical specifications. The AT28C010-15JU-235 is not rated for automotive or military temperature ranges.
AT28C010-15JU-235 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C010-15JU-235 FAQ
1.How can I place an order for AT28C010-15JU-235 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-15JU-235 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-15JU-235 reliable?
The price and inventory of AT28C010-15JU-235 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-15JU-235 is usually 5 days.
3.What payment methods are accepted for AT28C010-15JU-235?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-15JU-235 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-15JU-235?
AT28C010-15JU-235 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-15JU-235 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-15JU-235?
For technical support, including AT28C010-15JU-235 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-15JU-235 requirements.
6.How does Aetrix verify that AT28C010-15JU-235 is sourced from the original manufacturer or authorized distributors?
All AT28C010-15JU-235 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-15JU-235 meets industry standards.
7.What is the process for return or replacement of AT28C010-15JU-235?
All AT28C010-15JU-235 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-15JU-235, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-15JU-235 part is unused and in its original packaging.
Return procedure for AT28C010-15JU-235:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-15JU-235 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
