Microchip Technology AT28C010-15TU-T
- Part No.:
- AT28C010-15TU-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-TFSOP (0.724", 18.40mm Width)
- Datasheet:
-
AT28C010-15TU-T.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-15TU-T from Microchip Technology is a 1-Mbit (128K × 8) paged parallel EEPROM with 150 ns read access time, CMOS/TTL-compatible I/O, and single 5V ±10% supply operation. It features automatic 128-byte page write, hardware/software data protection, and DATA Polling for write completion detection - deployed in industrial control firmware storage and legacy embedded BIOS modules.
For engineers reviewing the AT28C010-15TU-T datasheet, AT28C010-15TU-T pinout, AT28C010-15TU-T application, or AT28C010-15TU-T equivalent, key selection criteria include JEDEC byte-wide pin compatibility, 10,000/100,000-cycle endurance rating, industrial temperature range (–40°C to +85°C), green Pb/halide-free PLCC/TSOP packaging, and support for both hardware VCC-sense write inhibit and software-controlled data protection.
Technical Context
The AT28C010-15TU-T implements a static RAM-like interface with dual-line chip enable (CE) and output enable (OE) control, enabling bus contention avoidance in shared-memory systems. Its internal 128-byte page register latches address and data during write cycles, freeing the bus for concurrent operations while an internal timer manages programming.
Write completion is verified via two independent methods: DATA Polling on I/O7 (complement-to-data toggle until completion) and Toggle Bit behavior on I/O6. The device supports optional software data protection (SDP) using a three-byte command sequence at fixed addresses, and includes 128 bytes of dedicated identification memory accessible via A9 = 12V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Mbit (131,072 × 8), organized as 128K words × 8 bits - supports full firmware image storage for 8-bit microcontrollers without external address multiplexing. |
| Read Access Time | 150 ns max (AT28C010-15 variant) - compatible with 6-MHz Z80/8086 bus timing and meets JEDEC-standard read cycle requirements. |
| Page Write Cycle | 10 ms max per 1–128-byte page - reduces system latency vs. byte-write by >90% when updating contiguous configuration blocks. |
| Endurance | 10,000 or 100,000 write/erase cycles - selectable via part marking (E suffix); enables long-term field calibration data logging in industrial sensors. |
| Supply Voltage | 5.0 V ±10% - operates directly from standard logic rails; no auxiliary voltage required for programming or erase. |
| Operating Temp | –40°C to +85°C (industrial grade) - qualified for deployment in motor drives, PLCs, and telecom line cards without thermal derating. |
| Standby Current | 200 µA (CMOS mode) - enables low-power retention in battery-backed systems during sleep states. |
Pinout & Package
AT28C010-15TU-T is available in 32-lead PLCC (J-lead) and 32-lead TSOP (Type I, 8 × 20 mm) packages, both JEDEC-compliant and Pb/halide-free. Pin functions are identical across packages per Table 2-1 in DS20006331A.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus (A0–A16) selects one of 131,072 locations; A7–A16 define page boundaries for 128-byte writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; I/O7 used for DATA Polling, I/O6 for Toggle Bit status indication during writes. |
| CE | Chip Enable | Active-low global enable; must be stable ≥50 ns before read/write to avoid bus contention or invalid data. |
| OE | Output Enable | Active-low output gate; high-Z state when deasserted prevents bus conflicts during multi-device sharing. |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; rising edge initiates internal programming timer. |
| VCC / GND | Power Supply | Single 5V supply with 200 µA standby draw; ground pin (16/24) provides low-impedance return for noise-sensitive EEPROM core. |
| NC / DC | No Connect / Don't Connect | PLCC pin 1 (DC) and TSOP pins 6/9 (NC) are unconnected - must remain floating per Microchip design rules. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for industry-standard 27C010/27C020 EPROMs and earlier AT28C series - eliminates PCB redesign in legacy upgrades. |
| Hardware Write Inhibit | VCC sense circuitry disables writes below 3.8 V and enforces 5 ms power-on delay - prevents corruption during brown-out or hot-swap events. |
| Software Data Protection (SDP) | User-configurable 3-byte command sequence (AAh/55h/A0h) enables/disables write lock - allows selective firmware partitioning without hardware modification. |
| 128-Byte Page Register | Internal latch accepts up to 128 bytes before initiating auto-programming - enables burst writes matching typical UART/USB packet sizes. |
| Data Polling & Toggle Bit | Dual asynchronous write-complete detection (I/O7 complement, I/O6 toggle) - eliminates need for fixed delays or external timers in host firmware. |
Applications
| Industrial PLC Firmware Storage | Legacy BIOS/UEFI Configuration |
|---|---|
Use Scenario: Storing ladder logic programs and I/O mapping tables in programmable logic controllers requiring field updates without reprogramming hardware. IC Role / Device Role / Timing Role: Nonvolatile configuration memory with byte-level random access and page-write efficiency for infrequent but critical parameter changes. Use Value: 100,000-cycle endurance ensures >10 years of daily firmware revision cycles in factory automation environments. |
Use Scenario: Retaining boot-time settings, hardware initialization sequences, and security keys in x86-based industrial motherboards. IC Role / Device Role / Timing Role: Parallel EEPROM interfaced directly to southbridge or Super I/O controller for fast POST-time reads and secure write-protected storage. Use Value: 150 ns read access meets legacy chipset timing budgets; software data protection prevents accidental CMOS reset corruption. |
| Telecom Line Card Calibration | Medical Device Parameter Logging |
Use Scenario: Storing analog front-end calibration coefficients and channel-specific gain/offset values in T1/E1 interface cards. IC Role / Device Role / Timing Role: High-reliability nonvolatile memory accessed during power-up initialization and periodic self-test routines. Use Value: 10-year data retention and –40°C to +85°C operation guarantee accuracy across telecom central office temperature swings. |
Use Scenario: Recording device usage hours, sensor calibration history, and audit trail timestamps in FDA-classified diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with hardware write inhibit and SDP-enabled lockdown during clinical operation. Use Value: Dual protection mechanisms satisfy IEC 62304 traceability requirements for medical firmware integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-12TU-T | 120 ns read access time; otherwise identical architecture, pinout, and feature set. | Suitable for systems requiring tighter timing margins (e.g., 8-MHz bus interfaces). | Select when system timing budget demands sub-150 ns access; same footprint and firmware compatibility. |
| MX28LV160CBTI-15G | 16-Mbit capacity, 3.0V core, requires VPP = 12V for programming; different pinout (48-pin TSOP). | Not pin-compatible; requires PCB redesign and driver layer adaptation for voltage translation. | Consider only for capacity upgrade paths where board revision is feasible and 3.3V system integration is prioritized. |
Compared with AT28C010-12TU-T, the AT28C010-15TU-T trades 30 ns slower read speed for broader voltage margin tolerance and reduced sensitivity to signal integrity issues in noisy industrial buses; versus MX28LV160CBTI-15G, it offers direct legacy compatibility and simpler 5V-only power architecture at lower density.
Availability
AT28C010-15TU-T is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy BIOS configuration, telecom line card calibration, and medical device parameter logging requiring stable component supply across extended product lifecycles.
Supply support for AT28C010-15TU-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global provider of microcontroller, analog, FPGA, and memory solutions, with headquarters in Chandler, Arizona and manufacturing operations across Asia and the Americas.
The AT28C010 belongs to Microchip's legacy parallel EEPROM product line, designed specifically for drop-in replacement of EPROMs and early flash devices in industrial, telecom, and computing applications requiring proven reliability and long-term availability.
FAQ
What is the maximum page write size supported by the AT28C010-15TU-T?
The AT28C010-15TU-T supports a maximum page write size of 128 bytes. This is enabled by its internal 128-byte page register, which latches address and data during the write cycle. All bytes written within a single page operation must reside on the same page, defined by address bits A7–A16. The AT28C010-15TU-T does not support larger block writes or sector erases - each page write completes independently in ≤10 ms.
Does the AT28C010-15TU-T require a 12V programming voltage?
No, the AT28C010-15TU-T operates with a single 5V ±10% supply for all read, write, and erase operations. Unlike older EPROMs, it does not require VPP = 12V for programming. However, the optional device identification memory (128 bytes at 1FF80H–1FFFFH) does require A9 raised to 12V ±0.5V for write access - standard operation uses only 5V.
How is write completion detected on the AT28C010-15TU-T?
Write completion on the AT28C010-15TU-T is detected using two hardware-supported methods: DATA Polling on I/O7 (which returns the complement of the last written byte until completion) and Toggle Bit behavior on I/O6 (which toggles between 0 and 1 during programming). Both methods allow the host processor to poll asynchronously without fixed delays - the AT28C010-15TU-T asserts valid data on all I/O lines once either condition stabilizes.
Is the AT28C010-15TU-T pin-compatible with the AT28C010-12TU-T?
Yes, the AT28C010-15TU-T is fully pin-compatible and functionally identical to the AT28C010-12TU-T except for read access time (150 ns vs. 120 ns) and corresponding AC timing parameters. Both share identical pinout, package options (32-lead PLCC/TSOP), DC characteristics, software data protection algorithm, and JEDEC-compliant byte-wide interface - enabling direct substitution where timing margins permit.
What endurance rating does the AT28C010-15TU-T carry, and how is it indicated?
The AT28C010-15TU-T carries a standard 10,000-cycle endurance rating. Extended 100,000-cycle variants are marked with an "E" suffix (e.g., AT28C010E-15TU-T). The "U" in AT28C010-15TU-T denotes industrial temperature grade (–40°C to +85°C) and matte tin terminal finish - not endurance. Endurance is confirmed in Electrical Characteristics section 4.3 of DS20006331A and applies to the base AT28C010-15TU-T part.
AT28C010-15TU-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-TFSOP (0.724", 18.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TSOP
AT28C010-15TU-T FAQ
1.How can I place an order for AT28C010-15TU-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-15TU-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-15TU-T reliable?
The price and inventory of AT28C010-15TU-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-15TU-T is usually 5 days.
3.What payment methods are accepted for AT28C010-15TU-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-15TU-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-15TU-T?
AT28C010-15TU-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-15TU-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-15TU-T?
For technical support, including AT28C010-15TU-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-15TU-T requirements.
6.How does Aetrix verify that AT28C010-15TU-T is sourced from the original manufacturer or authorized distributors?
All AT28C010-15TU-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-15TU-T meets industry standards.
7.What is the process for return or replacement of AT28C010-15TU-T?
All AT28C010-15TU-T units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-15TU-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-15TU-T part is unused and in its original packaging.
Return procedure for AT28C010-15TU-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-15TU-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

