Microchip Technology AT28C010-20DM/883
- Part No.:
- AT28C010-20DM/883
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-CDIP (0.600", 15.24mm)
- Datasheet:
-
AT28C010-20DM/883.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32CDIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,002
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-20DM/883 from Microchip Technology is a military-grade 1-Mbit (131,072 × 8) paged parallel EEPROM with 200 ns read access time, 10 ms maximum page write cycle, and single 5V ±10% supply operation. It features hardware/software data protection, DATA polling for write completion detection, and JEDEC-approved byte-wide pinout. Used in avionics control modules requiring nonvolatile storage with radiation-tolerant reliability.
For engineers reviewing the AT28C010-20DM/883 datasheet, AT28C010-20DM/883 pinout, AT28C010-20DM/883 application, or AT28C010-20DM/883 equivalent, key selection criteria include military temperature range (-55°C to +125°C), 10,000/100,000 endurance cycles, CMOS/TTL compatibility, 300 µA standby current, and 32-lead CERDIP packaging per MIL-STD-883 Class B screening.
Technical Context
The AT28C010-20DM/883 implements a paged architecture with a 128-byte internal page register, enabling simultaneous write of 1–128 bytes within a single internal programming period. Address latching occurs on the falling edge of CE or WE, and data latching on the first rising edge-decoupling bus activity during writes.
It supports three end-of-write detection methods: DATA polling (I/O7 complement toggle), Toggle Bit (I/O6 toggling), and software-controlled chip erase via 6-byte command sequence. Hardware protection includes VCC sense (<3.8 V inhibit), 5 ms power-on delay, and noise filtering for <15 ns pulses on CE/WE.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 131,072 × 8 bits (1 Mbit); enables full firmware image or configuration table storage in single device |
| Read Access Time | 200 ns max; meets timing budgets for MIL-STD-1553B interface controllers and FPGAs operating at ≤5 MHz |
| Page Write Cycle | 10 ms max; allows burst programming of up to 128 bytes without external timing circuitry |
| Endurance | 10,000 or 100,000 write/erase cycles; supports field-upgradable mission-critical boot code |
| Data Retention | 10 years minimum at +125°C; qualified for long-life embedded systems in sealed avionics enclosures |
| Supply Voltage | 5V ±10%; compatible with legacy 5V TTL/CMOS logic rails without level-shifting |
| Operating Temperature | -55°C to +125°C; meets MIL-PRF-38535 Class B requirements for space-qualified hardware |
Pinout & Package
AT28C010-20DM/883 is supplied in a 32-lead CERDIP package (MIL-STD-1835 D-16 Config A), hermetically sealed with 0.600" width, lead pitch 0.100", and compliant with MIL-STD-883 screening requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 131,072-word addressing; A7–A16 define page boundaries for 128-byte writes |
| I/O0–I/O7 | Bi-directional Data Bus | Byte-wide parallel interface; I/O7 used for DATA polling, I/O6 for Toggle Bit status reporting |
| CE | Chip Enable | Active-low chip select; must remain low ≥50 ns during reads to prevent data corruption |
| OE | Output Enable | Active-low output control; dual-line enable (with CE) prevents bus contention in multi-device systems |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge; noise-filtered against <15 ns glitches |
| VCC / GND | Power Supply | Single 5V supply with <300 µA CMOS standby current; decoupling required per MIL-STD-1553B layout guidelines |
| NC | No Connect | Pins 1 and 30 are unconnected; must be left floating or tied to ground per board-level EMI mitigation rules |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for industry-standard 27C010/27C020 EPROMs in legacy MIL-SPEC designs |
| Software Data Protection (SDP) | Three-byte unlock sequence (AAh/55h/A0h) prevents accidental writes during power transitions or reset sequences |
| Internal Page Register | 128-byte latch frees address/data bus after initial byte load-enabling concurrent DMA transfers during write execution |
| Hardware Write Inhibit | VCC sense + 5 ms power-on delay ensures zero inadvertent writes during cold-start or brown-out conditions |
| Device Identification Area | 128-byte reserved EEPROM block (1FF80h–1FFFFh) accessible at 12V for serialization, calibration data, or revision tracking |
Applications
| Avionics Boot Memory | Mission-Critical Sensor Calibration Storage |
|---|---|
Use Scenario: Stores FPGA configuration bitstreams and bootloader firmware in airborne flight control computers. IC Role / Device Role / Timing Role: Nonvolatile program memory with deterministic 200 ns read access synchronized to 5 MHz system clock. Use Value: Enables cold-start execution without external initialization; 10-year data retention ensures integrity across aircraft service life. | Use Scenario: Holds factory-calibrated coefficients for inertial measurement units (IMUs) in guided munitions. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter storage accessed only during pre-launch initialization. Use Value: Software data protection prevents field corruption; 100,000-cycle endurance supports recalibration during depot maintenance. |
| Tactical Radio Firmware Update Buffer | Secure Crypto Key Vault |
Use Scenario: Temporarily stores encrypted over-the-air (OTA) firmware updates before authenticated installation in SATCOM radios. IC Role / Device Role / Timing Role: High-reliability intermediate storage with page-write efficiency for 128-byte encrypted packet payloads. Use Value: 10 ms page write time enables rapid update staging; military temp range ensures operation in desert or arctic environments. | Use Scenario: Stores asymmetric encryption keys for secure boot and secure element authentication in electronic warfare pods. IC Role / Device Role / Timing Role: Physically isolated, write-protected nonvolatile memory with hardware VCC-sense lockout. Use Value: Prevents key exposure during voltage glitch attacks; 12V-programmable ID area enables unique device binding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-15DM/883 | 150 ns read access time; identical pinout, endurance, and military screening | Better suited for systems requiring tighter read timing margins (e.g., high-speed DSP co-processors) | Select when 150 ns access is mandatory; otherwise AT28C010-20DM/883 offers optimal cost/performance balance for most MIL-SPEC platforms |
| AT28C010-25DM/883 | 250 ns read access time; same package, temperature range, and feature set | Targeted at lower-speed subsystems where power budget prioritizes ultra-low standby current over speed | Choose for battery-backed subsystems where 300 µA standby is critical and 250 ns latency is acceptable |
Compared with AT28C010-15DM/883 and AT28C010-25DM/883, the AT28C010-20DM/883 delivers the best trade-off between read performance (200 ns), power efficiency (300 µA standby), and broad compatibility across legacy MIL-STD-1553B, ARINC 429, and discrete logic-based avionics architectures.
Availability
AT28C010-20DM/883 is available at Aetrix Electronics and suitable for avionics control systems, tactical radio firmware storage, secure crypto key vaults, and mission-critical sensor calibration requiring stable component supply across extended product lifecycles.
Supply support for AT28C010-20DM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for aerospace, defense, and industrial markets.
The AT28C010 product line delivers radiation-tolerant, high-reliability parallel EEPROMs designed specifically for MIL-STD-883-compliant embedded systems requiring guaranteed data integrity under extreme thermal and electrical stress.
FAQ
What is the maximum page write size supported by the AT28C010-20DM/883?
The AT28C010-20DM/883 supports page write operations of 1 to 128 bytes per internal programming cycle. All bytes must reside on the same 128-byte page defined by address bits A7–A16, and successive bytes must be loaded within 150 µs (tBLC) to avoid premature write initiation. This capability is implemented via an internal 128-byte page register that latches data independently of the host bus.
Does the AT28C010-20DM/883 require external high-voltage programming circuitry?
No, the AT28C010-20DM/883 operates from a single 5V ±10% supply for all read and write functions. High-voltage (12V ±0.5V) is required only for optional device identification area programming (addresses 1FF80h–1FFFFh) and chip erase-standard byte and page writes use standard 5V levels. The device includes built-in VCC sensing to inhibit writes below 3.8V.
How is write completion detected on the AT28C010-20DM/883?
Write completion on the AT28C010-20DM/883 can be detected using two hardware methods: DATA polling (monitoring I/O7 for complement-to-data transition) or Toggle Bit (observing I/O6 toggling state). Both methods operate without halting the host processor and are valid at any point during the write cycle. The internal control timer automatically terminates programming after ≤10 ms.
What packaging and screening standards apply to the AT28C010-20DM/883?
The AT28C010-20DM/883 is packaged in a 32-lead CERDIP (ceramic dual in-line package) and screened to MIL-STD-883 Class B requirements. Its marking "DM/883" indicates compliance with MIL-PRF-38535, including temperature cycling, burn-in, and hermeticity testing. The device carries the JAN prefix and 5962-38267 part number for full military traceability.
Can the AT28C010-20DM/883 be used as a direct replacement for UV-erasable EPROMs like the 27C010?
Yes-the AT28C010-20DM/883 uses a JEDEC-approved byte-wide pinout identical to the 27C010, enabling direct PCB replacement in legacy designs. However, unlike EPROMs, it requires no UV erasure window and supports in-system electrical reprogramming. System firmware must accommodate its write timing (10 ms page cycle) and DATA polling mechanism instead of fixed delay loops.
AT28C010-20DM/883 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 200 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-CDIP
AT28C010-20DM/883 FAQ
1.How can I place an order for AT28C010-20DM/883 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-20DM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-20DM/883 reliable?
The price and inventory of AT28C010-20DM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-20DM/883 is usually 5 days.
3.What payment methods are accepted for AT28C010-20DM/883?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-20DM/883 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-20DM/883?
AT28C010-20DM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-20DM/883 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-20DM/883?
For technical support, including AT28C010-20DM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-20DM/883 requirements.
6.How does Aetrix verify that AT28C010-20DM/883 is sourced from the original manufacturer or authorized distributors?
All AT28C010-20DM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-20DM/883 meets industry standards.
7.What is the process for return or replacement of AT28C010-20DM/883?
All AT28C010-20DM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-20DM/883, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-20DM/883 part is unused and in its original packaging.
Return procedure for AT28C010-20DM/883:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-20DM/883 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

