Microchip Technology AT28C010-25FM/883
- Part No.:
- AT28C010-25FM/883
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-CFlatPack
- Datasheet:
-
AT28C010-25FM/883.pdf
- Description:
- IC EEPROM 1MBIT PAR 32FLATPACK
- Quantity:
- Payment:

- Shipping:

Inventory:2,815
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010-25FM/883 from Microchip Technology is a military-grade 1-Mbit (131,072 × 8) paged parallel EEPROM with 120 ns read access time, 10 ms maximum page write cycle, and single 5V ±10% supply operation. It features hardware and software data protection, DATA polling for write completion detection, and JEDEC-approved byte-wide pinout. It serves as nonvolatile program/data storage in avionics control modules requiring MIL-STD-883 compliance.
For engineers reviewing the AT28C010-25FM/883 datasheet, AT28C010-25FM/883 pinout, AT28C010-25FM/883 application, or AT28C010-25FM/883 equivalent, key selection criteria include its -55°C to +125°C operating temperature range, 10,000/100,000 endurance cycles, CMOS/TTL-compatible I/O, 300 µA standby current, and 32-lead flatpack packaging per MIL-STD-1835.
Technical Context
The AT28C010-25FM/883 implements a paged architecture with a 128-byte internal latch, enabling simultaneous write of 1–128 bytes within a single page defined by A7–A16. Its dual-line chip enable (CE) and output enable (OE) control supports bus contention avoidance in shared-memory systems.
Write operations are validated via DATA polling on I/O7 (complement-to-data during programming, true data upon completion) or toggle-bit monitoring on I/O6. Hardware protection includes VCC sense (<3.8 V inhibits writes), 5 ms power-on delay, and noise filtering on WE/CE inputs (rejects <15 ns pulses).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 131,072 × 8 bits (1 Mbit); supports full memory mapping without external address decoding |
| Read access time | 120 ns max; enables direct replacement of SRAM in legacy 5 MHz bus systems |
| Page write cycle | 10 ms max; reduces firmware update latency vs. byte-by-byte programming |
| Operating temperature | -55°C to +125°C; qualified per MIL-STD-883 Method 5005 for extended environmental reliability |
| Supply voltage | 5V ±10%; eliminates need for dedicated voltage regulation in 5V military platforms |
| Standby current | 300 µA (CMOS); enables low-power retention in always-on mission-critical subsystems |
| Endurance | 10,000 or 100,000 write/erase cycles; supports field-upgradable configuration storage over 10+ year service life |
Pinout & Package
AT28C010-25FM/883 is supplied in a 32-lead ceramic flatpack (MIL-STD-1835 MO-115 AA), measuring 21.08 mm × 9.40 mm × 3.05 mm, with lead pitch of 1.27 mm and index corner marking for orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address inputs | 17-bit address bus supporting full 131,072-word addressing; A7–A16 define page boundaries for 128-byte writes |
| I/O0–I/O7 | Bidirectional data bus | Byte-wide parallel interface compatible with 8-bit microcontrollers; I/O7 used for DATA polling, I/O6 for toggle-bit status |
| CE | Chip Enable | Active-low device select; combined with OE enables three-state output control and bus sharing |
| OE | Output Enable | Active-low output gate; allows read access while CE remains asserted, critical for memory-mapped I/O timing |
| WE | Write Enable | Active-low write strobe; initiates byte or page write; latches address/data on falling edge |
| VCC / GND | Power supply | Single 5V supply with decoupling required; ground pin (16) positioned centrally to minimize noise coupling |
| NC (pins 1, 30) | No connect | Unbonded pads; must remain unconnected to avoid parasitic coupling or ESD path disruption |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC byte-wide pinout | Ensures drop-in compatibility with legacy 27C256/27C512 socket designs and existing PCB layouts |
| Internal 128-byte page latch | Offloads host processor during multi-byte writes; frees address/data bus after initial latch for concurrent operations |
| Hardware data protection | VCC sense + 5 ms power-on delay prevents corruption during brown-out or cold-start conditions |
| Software data protection (SDP) | Three-byte unlock sequence (AAh/55h/A0h) enables selective write-enable for critical configuration sectors |
| Device identification area | 128-byte reserved EEPROM block (1FF80h–1FFFFh) accessible at 12V for serialization or calibration data storage |
Applications
| Avionics Flight Control Unit | Tactical Radio Firmware Storage |
|---|---|
Use Scenario: Storing real-time flight parameter calibration tables and fail-safe control logic in F-16 digital flight computers. IC Role / Device Role / Timing Role: Nonvolatile program memory holding boot firmware and adaptive control coefficients updated during pre-flight checks. Use Value: 120 ns read access meets tight 5 MHz bus timing; MIL-STD-883 qualification ensures operation under vibration, shock, and thermal cycling. | Use Scenario: Retaining encrypted waveform definitions and channel configuration maps in SINCGARS radios deployed in desert environments. IC Role / Device Role / Timing Role: Secure configuration storage with software data protection preventing accidental overwrite during RF transmission bursts. Use Value: 100,000-cycle endurance supports 20+ years of field updates; -55°C to +125°C range maintains integrity in uncontrolled chassis temperatures. |
| Missile Guidance System Memory | Naval Radar Signal Processing Module |
Use Scenario: Holding target acquisition algorithms and inertial navigation correction factors in Tomahawk cruise missile guidance electronics. IC Role / Device Role / Timing Role: High-reliability data logger storing mission-specific parameters loaded prior to launch. Use Value: DATA polling on I/O7 enables deterministic write completion detection without timer overhead in safety-critical interrupt routines. | Use Scenario: Caching radar pulse compression coefficients and beamforming weights in AEGIS SPY-1 phased-array radar front-end controllers. IC Role / Device Role / Timing Role: Low-power configuration memory retaining settings across system power cycles in shipboard EMI-heavy environments. Use Value: 300 µA CMOS standby current minimizes battery drain during standby; ceramic flatpack package resists moisture and salt fog corrosion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-25JM/883 | Identical electrical specs but packaged in 32-lead CERDIP instead of flatpack; 0.600" width vs. 0.370" | Preferred where through-hole mounting and higher mechanical robustness are required over surface-mount footprint | Select when board assembly uses wave soldering or requires higher shock resistance than flatpack |
| AT28C256-25JM/883 | 256 Kbit (32K × 8) capacity, same 120 ns access, 10 ms page write, but lacks 128-byte page latch and SDP command set | Suitable for smaller configuration sets; not viable for full 1-Mbit firmware images requiring page efficiency | Choose only if memory size requirement is ≤256 Kbit and software data protection is unnecessary |
Compared with AT28C010-25JM/883, the AT28C010-25FM/883 offers identical functionality in a lower-profile flatpack suitable for space-constrained avionics modules; versus AT28C256-25JM/883, it provides double capacity and advanced page-write control essential for modern firmware partitioning.
Availability
AT28C010-25FM/883 is available at Aetrix Electronics and suitable for avionics control units, tactical radio systems, missile guidance electronics, and naval radar modules requiring stable component supply under extended temperature and radiation-hardened conditions.
Supply support for AT28C010-25FM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor manufacturer specializing in microcontrollers, analog devices, and memory solutions, with a focus on high-reliability and automotive-grade components.
The AT28C010 product line delivers radiation-tolerant, temperature-hardened parallel EEPROMs designed for mission-critical defense electronics where data integrity and long-term retention are non-negotiable.
FAQ
What is the guaranteed minimum endurance rating for AT28C010-25FM/883?
The AT28C010-25FM/883 is specified for either 10,000 or 100,000 write/erase cycles depending on test conditions and screening level. This dual rating reflects qualification under both standard and enhanced reliability test flows per MIL-STD-883, with the 100,000-cycle rating applicable to fully screened lots used in strategic systems. The AT28C010-25FM/883 retains data for 10 years under rated operating conditions regardless of endurance grade selected.
Does AT28C010-25FM/883 support hardware write protection independent of software commands?
Yes, AT28C010-25FM/883 incorporates four hardware write protection mechanisms: VCC sense circuitry that disables writes below 3.8 V, a 5 ms power-on delay timer, active inhibition when OE is low/CE is high/WE is high, and a noise filter rejecting sub-15 ns pulses on WE or CE. These operate autonomously without firmware involvement and are active immediately after power-up, ensuring AT28C010-25FM/883 remains protected during brown-out recovery or reset sequences.
How is write completion detected on AT28C010-25FM/883 without using an external timer?
AT28C010-25FM/883 supports two hardware-based write completion detection methods: DATA polling on I/O7 (returns complement of written data until completion, then true data) and toggle-bit monitoring on I/O6 (toggles between 0 and 1 during programming, stabilizes upon completion). Both methods eliminate reliance on fixed delay timers and allow precise synchronization in interrupt-driven or real-time OS contexts. The AT28C010-25FM/883 guarantees these signals reflect actual internal state, not estimated timing.
What package type is designated by the '/FM' suffix in AT28C010-25FM/883?
The '/FM' suffix in AT28C010-25FM/883 indicates a 32-lead ceramic flatpack package conforming to JEDEC MO-115 AA outline, with dimensions of 21.08 mm × 9.40 mm × 3.05 mm and 1.27 mm lead pitch. This package is distinct from '/JM' (CERDIP) and '/UM' (PGA) variants and is optimized for surface-mount assembly in high-reliability military PCBs where low profile and hermetic sealing are required. The AT28C010-25FM/883 flatpack undergoes full MIL-STD-883 testing including thermal shock and fine-leak helium testing.
Can AT28C010-25FM/883 be used as a direct replacement for older 27C256 EPROMs in existing designs?
No, AT28C010-25FM/883 is not a pin-compatible or functional drop-in replacement for 27C256 EPROMs due to fundamental differences: AT28C010-25FM/883 requires active WE control and supports page writes, whereas 27C256 uses OE/CE-only read and requires UV erasure. However, its JEDEC byte-wide pinout matches 27C256's signal assignments (A0–A15, I/O0–I/O7, CE, OE), enabling redesign with minimal layout changes if write-enable logic and 5V-only supply are added. The AT28C010-25FM/883 eliminates UV window and eraser dependency entirely.
AT28C010-25FM/883 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-CFlatPack
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 250 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-FlatPack, Ceramic Bottom-Brazed
AT28C010-25FM/883 FAQ
1.How can I place an order for AT28C010-25FM/883 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010-25FM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010-25FM/883 reliable?
The price and inventory of AT28C010-25FM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010-25FM/883 is usually 5 days.
3.What payment methods are accepted for AT28C010-25FM/883?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010-25FM/883 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010-25FM/883?
AT28C010-25FM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010-25FM/883 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010-25FM/883?
For technical support, including AT28C010-25FM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010-25FM/883 requirements.
6.How does Aetrix verify that AT28C010-25FM/883 is sourced from the original manufacturer or authorized distributors?
All AT28C010-25FM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010-25FM/883 meets industry standards.
7.What is the process for return or replacement of AT28C010-25FM/883?
All AT28C010-25FM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010-25FM/883, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010-25FM/883 part is unused and in its original packaging.
Return procedure for AT28C010-25FM/883:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010-25FM/883 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

