Microchip Technology AT28C010E-12DM/883
- Part No.:
- AT28C010E-12DM/883
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-CDIP (0.600", 15.24mm)
- Datasheet:
-
AT28C010E-12DM/883.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32CDIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,483
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010E-12DM/883 from Microchip Technology is a military-grade 1-Mbit (131,072 × 8) paged parallel EEPROM with 120 ns read access time, 10 ms maximum page write cycle, and single 5V ±10% supply operation. It features hardware and software data protection, DATA polling for write completion detection, and JEDEC-approved byte-wide pinout. Used in avionics control modules requiring nonvolatile storage with guaranteed operation from –55°C to +125°C.
For engineers reviewing the AT28C010E-12DM/883 datasheet, AT28C010E-12DM/883 pinout, AT28C010E-12DM/883 application, or AT28C010E-12DM/883 equivalent, key selection considerations include military temperature range compliance (MIL-STD-883 Class B), 128-byte page write capability, CMOS/TTL compatibility, and hardware VCC-sense write inhibit - all critical for high-reliability embedded systems where data integrity across power transitions is mandatory.
Technical Context
The AT28C010E-12DM/883 implements a paged architecture with an internal 128-byte latch that accepts up to 128 bytes per write cycle, reducing bus occupancy versus byte-by-byte programming. Its dual-line chip enable (CE) and output enable (OE) control enables flexible bus contention management in multiprocessor systems.
Write operations are protected by three-tiered hardware safeguards: VCC sense (write inhibited below 3.8 V), 5 ms power-on delay, and noise filtering on CE/WE inputs (rejects <15 ns pulses). Software data protection uses a 3-byte command sequence (AAh/55h/A0h) to enable/disable write lock, independent of power cycling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 131,072 × 8 bits (1 Mbit); supports full memory map addressing without external banking logic. |
| Read Access Time | 120 ns max; enables direct replacement of SRAM in legacy MIL-STD-1553B interface buffers and flight control firmware stores. |
| Page Write Cycle | 10 ms max for 1–128 bytes; reduces firmware update latency by >90% vs. sequential byte writes. |
| Operating Temperature | –55°C to +125°C (MIL-STD-883 Class B); qualified for airborne mission-critical subsystems. |
| Supply Voltage | 5V ±10%; eliminates need for dedicated voltage regulators in 5V-tolerant military platforms. |
| Endurance & Retention | 10,000 write cycles minimum, 10-year data retention; meets DO-160 Section 22 environmental stress requirements. |
| Interface Compatibility | CMOS and TTL input/output levels; interoperable with legacy 80C86, 80C186, and MIL-STD-1750A bus controllers. |
Pinout & Package
AT28C010E-12DM/883 is supplied in a 32-lead CERDIP (Ceramic Dual Inline Package) with 0.600" width, compliant with MIL-STD-1835 D-16 Config A. Package dimensions: 42.70 mm × 15.50 mm × 4.10 mm (1.68" × 0.610" × 0.161"), hermetically sealed for moisture resistance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 131,072-word space; A7–A16 define page boundaries for 128-byte writes. |
| I/O0–I/O7 | Bidirectional Data Bus | True 8-bit parallel interface; I/O7 provides DATA polling status, I/O6 provides toggle-bit write-complete indication. |
| CE | Chip Enable | Active-low device select; must remain low ≥50 ns during reads to avoid data corruption. |
| OE | Output Enable | Active-low output gate; used with CE for tristate control to prevent bus contention in shared-memory architectures. |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; noise-filtered to reject EMI-induced false writes. |
| VCC / GND | Power Supply | Single 5V supply with ≤300 µA standby current; decoupling required within 10 mm of pins per MIL-PRF-38535. |
| NC (Pins 1, 30) | No Connect | Unbonded terminals; must be left floating - no routing or grounding permitted per package specification. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write Protection | VCC sense + 5 ms power-on delay + CE/WE noise filtering ensures zero inadvertent writes during brownout or ESD events. |
| Software Data Protection | 3-byte unlock sequence (AAh/55h/A0h) enables field-upgradeable write lock without hardware modification. |
| Page Write Architecture | Internal 128-byte latch frees system bus after initial address/data load - essential for deterministic real-time firmware updates. |
| Write Completion Detection | Dual methods: DATA polling on I/O7 (complement-to-data until complete) and toggle-bit on I/O6 - supports both polling and interrupt-driven host firmware. |
| Military Qualification | Fully screened to MIL-STD-883 Method 5005 (burn-in), 5008 (temperature cycling), and 5011 (hermeticity); marked with 5962-38267 SMD designation. |
Applications
| Avionics Flight Control Memory | Tactical Radio Firmware Storage |
|---|---|
Use Scenario: Storing calibrated sensor coefficients and flight envelope limits in F-16 digital flight control computers. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-up initialization and runtime parameter lookup. Use Value: 120 ns read speed enables coefficient fetch within CPU wait-state budget; 10,000-cycle endurance exceeds 20-year service life requirement. | Use Scenario: Holding cryptographic keys and waveform definitions in AN/PRC-160 secure radios operating in desert environments. IC Role / Device Role / Timing Role: Secure boot ROM replacement with write-protection enabled during mission execution. Use Value: Hardware VCC-sense prevents key corruption during battery swap; –55°C to +125°C rating ensures operation inside sealed radio chassis. |
| Missile Guidance System Calibration | Naval Radar Signal Processing |
Use Scenario: Retaining gyroscope bias compensation tables across missile storage and launch thermal transients. IC Role / Device Role / Timing Role: High-reliability calibration data repository with page-write capability for field recalibration. Use Value: 128-byte page writes reduce recalibration time by 97% vs. byte writes; 10-year data retention meets Navy TM 3820-01-000-0001. | Use Scenario: Storing FFT filter coefficients and beamforming weights in SPY-1 radar front-end modules. IC Role / Device Role / Timing Role: Low-latency coefficient loader synchronized to pulse repetition interval timing. Use Value: JEDEC byte-wide pinout allows drop-in replacement of obsolete 27C512 EPROMs; CMOS/TTL compatibility avoids level-shifter redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-12DM/883 | Same die, identical electrical specs; differs only in marking (E suffix denotes non-SMD CERDIP variant per DS20006311A-page 21). | Identical military qualification and packaging; same 32-lead CERDIP footprint and pinout. | Select AT28C010E-12DM/883 when procurement requires explicit non-SMD marking per MIL-PRF-38535 Table II. |
| MX28F1000PC-12I | 1-Mbit parallel EEPROM with 120 ns access, but uses Intel-style command set and lacks software data protection. | Requires different firmware driver; no built-in SDP algorithm - necessitates external watchdog or FPGA-based write gating. | Choose only if existing Intel-compatible infrastructure exists and hardware write protection suffices. |
Compared with AT28C010-12DM/883, the AT28C010E-12DM/883 offers identical functionality with explicit non-SMD marking compliance, while MX28F1000PC-12I requires firmware rework and lacks software-level write security - making AT28C010E-12DM/883 the preferred choice for new MIL-STD-883 designs requiring field-programmable data protection.
Availability
AT28C010E-12DM/883 is available at Aetrix Electronics and suitable for avionics control systems, tactical communications equipment, missile guidance calibration, naval radar signal processing, and other defense electronics requiring stable component supply under extended temperature and radiation-hardened conditions.
Supply support for AT28C010E-12DM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions for aerospace, defense, and industrial markets.
The AT28C010 product line delivers radiation-tolerant, high-endurance parallel EEPROMs designed specifically for MIL-STD-883-compliant systems requiring deterministic write timing, hardware-enforced data integrity, and long-term data retention in extreme environments.
FAQ
What is the maximum page write size supported by the AT28C010E-12DM/883?
The AT28C010E-12DM/883 supports a maximum page write size of 128 bytes. This is enabled by its internal 128-byte page register, which latches address and data upon the first WE or CE transition. Subsequent bytes must be loaded within 150 µs (tBLC) of the prior byte, and all addresses must reside on the same page defined by A7–A16. The AT28C010E-12DM/883 completes the entire 128-byte write in ≤10 ms.
Does the AT28C010E-12DM/883 require external high-voltage circuitry for programming?
No, the AT28C010E-12DM/883 operates from a single 5V ±10% supply and requires no external high-voltage programming circuitry. All write and erase functions - including byte write, page write, and optional chip erase - are performed using standard 5V logic levels. The AT28C010E-12DM/883 integrates internal charge pumps and voltage regulation to generate necessary programming voltages internally.
How does hardware write protection function on the AT28C010E-12DM/883?
Hardware write protection on the AT28C010E-12DM/883 employs three mechanisms: (1) VCC sense circuitry inhibits writes if supply drops below ~3.8 V; (2) a 5 ms internal power-on delay timer prevents writes until VCC stabilizes; and (3) a noise filter rejects CE/WE pulses shorter than 15 ns. These features operate independently of firmware and ensure the AT28C010E-12DM/883 remains immune to spurious writes during power transients or EMI events.
Can the AT28C010E-12DM/883 be used as a direct replacement for the AT28C010-12DM/883?
Yes, the AT28C010E-12DM/883 is a direct functional and pin-compatible replacement for the AT28C010-12DM/883. Both share identical die, electrical specifications, timing, and 32-lead CERDIP packaging. The "E" suffix denotes non-SMD marking per Microchip's packaging documentation (DS20006311A-page 21), but the AT28C010E-12DM/883 maintains full interchangeability in MIL-STD-883 Class B applications.
What is the purpose of the extra 128 bytes of EEPROM in the AT28C010E-12DM/883?
The AT28C010E-12DM/883 includes 128 bytes of dedicated identification EEPROM located at addresses 1FF80H–1FFFFH. This area is accessed by raising A9 to 12V ±0.5V and is intended for storing device-specific information such as calibration data, serial numbers, or manufacturing trace codes. It operates independently of the main 1-Mbit array and retains data for 10 years, providing permanent, tamper-resistant device identity storage.
AT28C010E-12DM/883 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-CDIP
AT28C010E-12DM/883 FAQ
1.How can I place an order for AT28C010E-12DM/883 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010E-12DM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010E-12DM/883 reliable?
The price and inventory of AT28C010E-12DM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010E-12DM/883 is usually 5 days.
3.What payment methods are accepted for AT28C010E-12DM/883?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010E-12DM/883 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010E-12DM/883?
AT28C010E-12DM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010E-12DM/883 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010E-12DM/883?
For technical support, including AT28C010E-12DM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010E-12DM/883 requirements.
6.How does Aetrix verify that AT28C010E-12DM/883 is sourced from the original manufacturer or authorized distributors?
All AT28C010E-12DM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010E-12DM/883 meets industry standards.
7.What is the process for return or replacement of AT28C010E-12DM/883?
All AT28C010E-12DM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010E-12DM/883, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010E-12DM/883 part is unused and in its original packaging.
Return procedure for AT28C010E-12DM/883:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010E-12DM/883 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

