Microchip Technology AT28C010E-12JU-235
- Part No.:
- AT28C010E-12JU-235
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C010E-12JU-235.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,771
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C010E-12JU-235 from Microchip Technology is a 1-Mbit (128K × 8) paged parallel EEPROM with 120 ns read access time, JEDEC-standard byte-wide pinout, and industrial temperature range (–40°C to +85°C). It features automatic 128-byte page write, hardware/software data protection, and single 5V ±10% supply - used in firmware storage, configuration memory, and boot code retention for embedded controllers.
For engineers reviewing the AT28C010E-12JU-235 datasheet, AT28C010E-12JU-235 pinout, AT28C010E-12JU-235 application, or AT28C010E-12JU-235 equivalent, key selection criteria include page write timing (≤10 ms), DATA Polling/Toggle Bit end-of-write detection, CMOS/TTL compatibility, 100,000-cycle endurance, and PLCC-32 packaging with green (Pb/Halide-free) compliance.
Technical Context
The AT28C010E-12JU-235 implements a paged write architecture with internal 128-byte address/data latches and an autonomous control timer. Its dual-line enable logic (CE/OE) enables bus contention avoidance in SRAM-like interface systems.
It supports three write modes: byte write, page write (1–128 bytes within 150 µs inter-byte window), and optional software chip erase. End-of-write detection is implemented via DATA Polling on I/O7 and Toggle Bit behavior on I/O6 - both usable without external timing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Mbit (131,072 × 8), organized as 128K words × 8 bits - supports full firmware image or multi-parameter configuration storage. |
| Read Access Time | 120 ns max - compatible with high-speed microcontroller buses operating up to ~8 MHz without wait states. |
| Page Write Cycle Time | 10 ms max - enables efficient bulk updates (e.g., logging buffers or calibration tables) without CPU polling overhead. |
| Endurance | 100,000 write/erase cycles - validated for long-term field deployment in industrial control and metering applications. |
| Data Retention | 10 years at +85°C - ensures reliable nonvolatile storage across product lifecycle without refresh. |
| Supply Voltage | 5V ±10% - eliminates need for dedicated voltage regulators in legacy 5V system designs. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade operation without derating or thermal management. |
Pinout & Package
AT28C010E-12JU-235 is packaged in a 32-lead Plastic Leaded Chip Carrier (PLCC) with JEDEC-standard byte-wide pinout. Pin 1 is NC (No Connect); A0–A16 provide 17-bit addressing; I/O0–I/O7 serve bidirectional data transfer; CE, OE, and WE control device selection, output enable, and write initiation respectively.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 128K-word addressing; A7–A16 define page boundaries for 128-byte page writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface compatible with standard microcontroller data buses; I/O7 used for DATA Polling, I/O6 for Toggle Bit status. |
| CE | Chip Enable | Active-low global device select; must be low with OE low and WE high for read access; controls latching of address during write. |
| OE | Output Enable | Active-low output gate; places I/O pins in high-impedance state when high - prevents bus contention during shared-memory access. |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge; works in conjunction with CE for dual-control write safety. |
| VCC / GND | Power Supply | Single 5V ±10% supply with ≤40 mA active current and ≤200 µA CMOS standby current - minimizes power budget impact in always-on systems. |
| NC / DC | No Connect / Don't Connect | Pin 1 (DC) is unconnected; no routing or termination required - simplifies PCB layout and avoids accidental biasing. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Page Write | Internal 128-byte latch and timer eliminate CPU intervention after first byte - reduces firmware complexity and improves update throughput. |
| DATA Polling & Toggle Bit | Real-time write completion detection on I/O7 and I/O6 - removes need for fixed delays or external timers in host firmware. |
| Hardware Write Inhibit | VCC sense (<3.8V), 5 ms power-on delay, and noise filtering (<15 ns pulses) prevent spurious writes during brown-out or EMI events. |
| Software Data Protection (SDP) | User-enabled 3-byte command sequence (AAh/55h/A0h) blocks unintended writes - retains protection across power cycles and supports selective re-enable. |
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for legacy SRAM and EPROM sockets - preserves existing PCB layouts and test fixtures. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Memory |
|---|---|
Use Scenario: Storing calibrated sensor offsets, alarm thresholds, and operational parameters in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent parameter retention across power cycles and firmware updates. Use Value: 100,000-cycle endurance and 10-year data retention ensure reliability over 15+ year equipment lifespans without field recalibration. |
Use Scenario: Holding FDA-compliant calibration coefficients and usage logs in portable diagnostic instruments requiring traceable, tamper-resistant memory. IC Role / Device Role / Timing Role: Secure configuration store with hardware/software write protection preventing unauthorized parameter modification. Use Value: Dual write-protection layers (VCC-sense + SDP) meet IEC 62304 software safety requirements for Class II medical devices. |
| Telecom Base Station Boot Code | Automotive Body Control Module Settings |
Use Scenario: Storing boot firmware and FPGA configuration bitstreams in outdoor telecom infrastructure exposed to wide temperature swings and power instability. IC Role / Device Role / Timing Role: Primary boot memory interfacing directly with microprocessor address/data bus using SRAM-compatible timing. Use Value: 120 ns read access and –40°C to +85°C operation enable cold-start functionality without boot delays or thermal derating. |
Use Scenario: Retaining user preferences (window position, mirror angle, lighting profiles) and fault history in automotive body control units. IC Role / Device Role / Timing Role: Parameter EEPROM accessed during vehicle power-up sequence via standard 8-bit parallel interface. Use Value: Page write capability allows atomic update of multi-byte settings without corruption risk during ignition cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar paged parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-12JU | 10,000-cycle endurance (vs. 100,000); same speed, package, and pinout. | Suitable for infrequently updated configurations where cost sensitivity outweighs longevity requirements. | Select when firmware/config updates occur <100× over product lifetime and BOM cost is prioritized. |
| MN63F1000BTP | 1-Mbit parallel EEPROM with 150 ns access, TSOP-32 package, and 100,000-cycle rating - no PLCC option. | Requires PCB redesign due to different footprint; lacks DC pin but adds VPP pin for 12V programming mode. | Choose only if TSOP-32 layout is already committed and 12V-assisted programming is needed for field updates. |
Compared with AT28C010-12JU and MN63F1000BTP, the AT28C010E-12JU-235 uniquely combines extended endurance, PLCC-32 compatibility, and zero-VPP 5V-only operation - making it optimal for retrofitting legacy industrial boards requiring long-term field reliability without hardware changes.
Availability
AT28C010E-12JU-235 is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, telecom base stations, and automotive body control modules requiring stable component supply and long-lifecycle support.
Supply support for AT28C010E-12JU-235 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions with ISO 9001-certified operations and global distribution.
The AT28C010E-12JU-235 belongs to Microchip's legacy parallel EEPROM product line, engineered for drop-in replacement of obsolete EPROMs and early-generation flash in mission-critical industrial and automotive systems.
FAQ
What is the maximum page write size supported by the AT28C010E-12JU-235?
The AT28C010E-12JU-235 supports a maximum page write size of 128 bytes per internal programming cycle. This is enabled by its internal 128-byte address/data latch and requires all bytes to reside on the same page (defined by A7–A16). The AT28C010E-12JU-235 enforces a 150 µs inter-byte load window (tBLC); exceeding this triggers automatic write initiation. No external buffering or timing circuitry is needed.
Does the AT28C010E-12JU-235 require a 12V VPP supply for programming?
No, the AT28C010E-12JU-235 operates with a single 5V ±10% supply for both read and write functions. Unlike older EPROMs, it does not require a 12V VPP pin - all programming is performed at VCC level. The 12V specification referenced in the datasheet applies only to optional device identification memory (A9 = 12V) and is not used for standard write operations of the main array. The AT28C010E-12JU-235 simplifies power design by eliminating high-voltage generation.
How does hardware write protection work on the AT28C010E-12JU-235?
The AT28C010E-12JU-235 implements four hardware write protection mechanisms: (1) VCC sense that inhibits writes below ~3.8V, (2) 5 ms internal power-on delay before write enable, (3) requirement that CE, OE, and WE be in valid logic states (CE low, OE high, WE low) simultaneously, and (4) 15 ns noise filter on WE/CE inputs. These features collectively prevent spurious writes during power-up, brown-out, or EMI events - ensuring data integrity without firmware intervention. The AT28C010E-12JU-235 maintains this protection across all operating temperatures.
Can the AT28C010E-12JU-235 be used as a direct replacement for the AT28C010-12JU?
Yes, the AT28C010E-12JU-235 is pin-, package-, and timing-compatible with the AT28C010-12JU, differing only in endurance rating (100,000 vs. 10,000 cycles) and marking. All AC/DC electrical characteristics, pinout, instruction set, and software algorithms (including SDP enable/disable) are identical. No PCB or firmware changes are required when upgrading to the AT28C010E-12JU-235 - it delivers enhanced reliability while maintaining full backward compatibility.
What is the purpose of the "E" suffix in AT28C010E-12JU-235?
Within the AT28C010E-12JU-235 part number, the "E" denotes Extended Endurance - specifying 100,000 write/erase cycles instead of the standard 10,000 cycles. This is a factory-programmed characteristic verified during wafer sort and final test. The "E" does not affect speed grade (12 = 120 ns), package (J = PLCC-32), temperature grade (U = industrial), or any other functional parameter. The AT28C010E-12JU-235 maintains identical timing, voltage, and interface behavior to non-E variants.
AT28C010E-12JU-235 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C010E-12JU-235 FAQ
1.How can I place an order for AT28C010E-12JU-235 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C010E-12JU-235 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C010E-12JU-235 reliable?
The price and inventory of AT28C010E-12JU-235 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C010E-12JU-235 is usually 5 days.
3.What payment methods are accepted for AT28C010E-12JU-235?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C010E-12JU-235 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C010E-12JU-235?
AT28C010E-12JU-235 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C010E-12JU-235 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C010E-12JU-235?
For technical support, including AT28C010E-12JU-235 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C010E-12JU-235 requirements.
6.How does Aetrix verify that AT28C010E-12JU-235 is sourced from the original manufacturer or authorized distributors?
All AT28C010E-12JU-235 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C010E-12JU-235 meets industry standards.
7.What is the process for return or replacement of AT28C010E-12JU-235?
All AT28C010E-12JU-235 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C010E-12JU-235, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C010E-12JU-235 part is unused and in its original packaging.
Return procedure for AT28C010E-12JU-235:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C010E-12JU-235 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

