My Inquiry
My Account
Microchip Technology AT28C16-15JC
- Part No.:
- AT28C16-15JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C16-15JC.pdf
- Description:
- IC EEPROM 16KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,397
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C16-15JC from Atmel is a 16 Kbit (2,048 × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, and self-timed 1 ms byte write cycle. It operates on 5V ±10%, supports commercial temperature range (0°C to 70°C), and is used in firmware storage and configuration memory for microcontroller-based systems.
For engineers reviewing the AT28C16-15JC datasheet, AT28C16-15JC pinout, AT28C16-15JC application, or AT28C16-15JC equivalent, key selection considerations include its CMOS/TTL-compatible I/O, DATA POLLING support for write completion detection, low 100 µA standby current, and PLCC-32J package compatibility with legacy board layouts.
Technical Context
The AT28C16-15JC implements a nonvolatile parallel EEPROM architecture with internal address/data latching and an autonomous control timer for self-timed byte writes. It requires no external timing components and behaves electrically like a static RAM during reads and writes.
Its operation relies on three active-low control signals-CE, OE, and WE-with dual-line chip select (CE + OE) enabling bus contention avoidance. Write protection is enforced via VCC sensing (<3.8 V inhibits write), power-on delay (~5 ms), and signal-level inhibition (OE high, CE high, or WE high).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2,048 words × 8 bits); sufficient for boot code or calibration tables in 8-bit embedded systems. |
| Read Access Time | 150 ns max; enables direct interfacing with 5–8 MHz microcontrollers without wait states. |
| Byte Write Time | 1 ms typical; self-timed cycle eliminates need for external write timing logic. |
| Supply Voltage | 5V ±10%; compatible with standard TTL/CMOS logic rails and legacy 5V system designs. |
| Standby Current | 100 µA max (CMOS mode); supports low-power hold modes in battery-backed applications. |
| Endurance | 10,000 write/erase cycles; suitable for infrequent configuration updates, not high-frequency logging. |
| Data Retention | 10 years at 25°C; ensures long-term reliability in unpowered storage of critical settings. |
Pinout & Package
AT28C16-15JC is supplied in a 32-lead Plastic J-Leaded Chip Carrier (PLCC-32J) package per JEDEC MS-018 AA, with pin 1 identified by corner notch and pins 1 and 17 designated as "Don't Connect" (DC).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A10 | Address Inputs | 11-bit address bus supporting full 2K-word addressing; A10 is MSB for 2048-word space. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; supports true read/write without direction control pins. |
| CE | Chip Enable | Active-low global enable; must be low with OE low and WE high for read access. |
| OE | Output Enable | Active-low output gate; controls data bus tristate; used with CE for bus arbitration. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write when CE low and OE high. |
| GND / VCC | Power Supply | Ground and +5V supply pins; decoupling required within 1 cm for stable 150 ns read timing. |
| NC / DC | No Connect / Don't Connect | Pins 1 and 17 are internally unconnected; must remain floating, not tied to any net. |
Key Features
| Feature | Design Value |
|---|---|
| DATA POLLING on I/O7 | Enables software-driven write completion detection without polling timers or external hardware. |
| Self-Timed Byte Write | Removes dependency on external write pulse generators or microcontroller timing loops. |
| VCC Sense Write Inhibit | Prevents corruption during power ramp-up or brown-out by blocking writes below ~3.8 V. |
| JEDEC Byte-Wide Pinout | Ensures drop-in compatibility with existing SRAM and EPROM sockets in legacy 24–32-pin PLCC layouts. |
| 32-Byte Device ID Area | Provides user-accessible identification space at addresses 7E0H–7FFH using A9 = 12 V programming. |
Applications
| Industrial PLC Configuration Storage | Legacy BIOS Firmware Backup |
|---|---|
Use Scenario: Storing I/O mapping, calibration coefficients, and operational parameters in programmable logic controllers where firmware updates occur annually. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during boot and runtime via 8051 or Z80-style parallel bus. Use Value: 10,000-cycle endurance and 10-year retention ensure field-deployed units retain settings across maintenance intervals without refresh. | Use Scenario: Holding fallback BIOS code or hardware initialization vectors in PC/AT-class motherboards with ISA bus interfaces. IC Role / Device Role / Timing Role: Parallel boot ROM replacement with read timing matched to 8-MHz CPU bus cycles. Use Value: 150 ns tACC allows zero-wait-state execution from AT28C16-15JC, preserving system boot speed. |
| Embedded Instrumentation Calibration Tables | Telecom Line Card Revision Tracking |
Use Scenario: Storing sensor linearization curves and gain offsets in portable multimeters and oscilloscopes requiring recalibration every 6–12 months. IC Role / Device Role / Timing Role: Static RAM–compatible memory mapped into microcontroller address space for fast lookup during measurement processing. Use Value: Low 100 µA standby current extends battery life in handheld instruments during sleep mode. | Use Scenario: Recording hardware revision IDs, FPGA bitstream versions, and test pass/fail flags on telecom line cards operating in NEBS-compliant cabinets. IC Role / Device Role / Timing Role: Field-programmable identity register accessed via dedicated CPLD or microcontroller GPIO. Use Value: Dedicated 32-byte ID area (7E0H–7FFH) enables secure, non-overlapping version tracking without consuming main memory array. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C16-15PC | Same electrical specs and timing, but in 24-lead PDIP (24P6) package instead of PLCC-32J. | Designed for through-hole prototyping or legacy DIP socket use; lacks surface-mount compatibility. | Select when board layout uses 0.600" DIP footprints and reworkability outweighs density constraints. |
| AT28C256-15JC | Higher density (32K × 8), same 150 ns access and PLCC-32J package; requires A11 address line. | Supports larger firmware images; pin-compatible except for added A11 and extended address range. | Choose when future scalability or >16 Kbit capacity is needed and A11 routing is available. |
Compared with AT28C16-15PC, the AT28C16-15JC offers identical functionality in a surface-mount PLCC package for higher board density and automated assembly; compared with AT28C256-15JC, it provides lower cost and simpler address decoding for designs that do not require >16 Kbit memory.
Availability
AT28C16-15JC is available at Aetrix Electronics and suitable for industrial control systems, legacy computing platforms, and embedded instrumentation requiring stable component supply with long-lifecycle support.
Supply support for AT28C16-15JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation was a U.S.-based semiconductor company specializing in microcontrollers, nonvolatile memory, and wireless solutions before its acquisition by Microchip Technology in 2016.
The AT28C16 product line delivers parallel-interface EEPROMs optimized for pin-compatible replacement of EPROM and SRAM in 5V microprocessor systems with minimal design change.
FAQ
What is the maximum operating temperature range for the AT28C16-15JC?
The AT28C16-15JC is rated for the commercial temperature range of 0°C to 70°C. This is explicitly defined in the Ordering Information table and DC Operating Range section of the datasheet. The "JC" suffix denotes the PLCC-32J package and commercial grade; industrial-grade variants (e.g., AT28C16-15JI) extend to –40°C to +85°C, but AT28C16-15JC itself does not support operation outside 0°C–70°C.
Does the AT28C16-15JC support chip erase functionality?
Yes, the AT28C16-15JC supports chip erase: applying 12.0 V ± 0.5 V to the OE pin while holding CE low and pulsing WE low for ≥10 ms clears the entire memory array to FFh. This operation is documented in the Device Operation section and Chip Erase Waveforms figure. Note that OE must be driven to 12 V - a level beyond standard 5 V logic - requiring external voltage translation circuitry.
How is write completion detected on the AT28C16-15JC?
Write completion on the AT28C16-15JC is detected via DATA POLLING on I/O7: during an active byte write, reading the written location returns the complement of the data on I/O7 (other bits are indeterminate); once the write finishes, true data appears on all outputs including I/O7. This mechanism is specified in the Device Operation and Data Polling Characteristics sections and requires no additional hardware.
Is the AT28C16-15JC pin-compatible with standard SRAM devices?
The AT28C16-15JC uses a JEDEC-approved byte-wide pinout identical to many 2K × 8 SRAMs and EPROMs, including common 24-pin DIP and 32-pin PLCC layouts. Its CE, OE, and WE control scheme matches standard parallel memory timing, allowing direct substitution in systems designed for SRAM - provided write timing and VCC-sense behavior are accounted for in firmware.
What is the endurance rating of the AT28C16-15JC?
The AT28C16-15JC has an endurance rating of 10,000 write/erase cycles, as stated in the Features section and Valid Part Numbers table (blank option, not "E"). This value is confirmed in the Absolute Maximum Ratings and DC Characteristics summary. Endurance is not improved unless the part number includes the "E" suffix (e.g., AT28C16E-15JC), which guarantees 100,000 cycles.
AT28C16-15JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C16-15JC FAQ
1.How can I place an order for AT28C16-15JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C16-15JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C16-15JC reliable?
The price and inventory of AT28C16-15JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C16-15JC is usually 5 days.
3.What payment methods are accepted for AT28C16-15JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C16-15JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C16-15JC?
AT28C16-15JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C16-15JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C16-15JC?
For technical support, including AT28C16-15JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C16-15JC requirements.
6.How does Aetrix verify that AT28C16-15JC is sourced from the original manufacturer or authorized distributors?
All AT28C16-15JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C16-15JC meets industry standards.
7.What is the process for return or replacement of AT28C16-15JC?
All AT28C16-15JC units undergo pre-shipment inspection (PSI). If there is an issue with AT28C16-15JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C16-15JC part is unused and in its original packaging.
Return procedure for AT28C16-15JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C16-15JC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
