Microchip Technology AT28C16-15PI
- Part No.:
- AT28C16-15PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 24-DIP (0.600", 15.24mm)
- Datasheet:
-
AT28C16-15PI.pdf
- Description:
- IC EEPROM 16KBIT PARALLEL 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C16-15PI from Atmel is a 16 Kbit (2,048 × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 1 ms standard byte write time, and industrial temperature range (–40°C to +85°C). It operates on 5V ±10%, supports DATA POLLING for write completion detection, and features CMOS/TTL-compatible I/O for direct microprocessor interfacing in embedded control systems.
For engineers reviewing the AT28C16-15PI datasheet, AT28C16-15PI pinout, AT28C16-15PI application, or AT28C16-15PI equivalent, key selection considerations include its self-timed byte write cycle, 10⁴/10⁵ endurance rating, VCC-sense write protection, chip erase capability at 12 V on A9/OE, and availability in 24-pin PDIP package for legacy board compatibility.
Technical Context
The AT28C16-15PI implements a nonvolatile memory architecture using Atmel's CMOS EEPROM process, supporting SRAM-like read/write cycles without external timing components. Its internal latches capture address and data during byte write initiation, and an integrated control timer manages automatic clear-before-write sequencing.
Write completion is signaled via DATA POLLING on I/O7 - returning complemented data during programming and true data upon completion - enabling efficient bus arbitration. The device enforces write inhibition below 3.8 V VCC and includes a 5 ms power-on delay before write enable, ensuring robustness against brown-out conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2,048 words × 8 bits); sufficient for firmware storage, configuration tables, or calibration data in resource-constrained controllers. |
| Read Access Time | 150 ns max; enables real-time read access in 5 MHz bus systems without wait states. |
| Byte Write Time | 1 ms typical (standard version); defines minimum interval between successive byte writes in sequential update routines. |
| Endurance | 10,000 write/erase cycles; supports field-updatable parameters in industrial equipment with multi-year service life. |
| Data Retention | 10 years at 85°C; ensures long-term validity of stored settings without refresh in unpowered storage. |
| VCC Supply | 5 V ±10%; compatible with legacy 5 V logic families and eliminates need for dedicated voltage regulators. |
| Standby Current | 100 µA max (CMOS); reduces quiescent power in battery-backed or low-power sleep modes. |
Pinout & Package
AT28C16-15PI is supplied in a 24-lead, 0.600" wide plastic dual in-line package (PDIP), per JEDEC MS-011 AA. Pin 1 is identified by a notch or dot; pins are numbered counter-clockwise from pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A10 | Address Inputs | 11-bit address bus selecting one of 2,048 memory locations; TTL/CMOS compatible thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V). |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; outputs drive 2.1 mA low / –400 µA high; supports DATA POLLING on I/O7 during write. |
| CE | Chip Enable | Active-low chip select; when high, forces outputs to high-impedance regardless of OE/WE state - critical for bus isolation. |
| OE | Output Enable | Active-low output control; used with CE to prevent bus contention; required high during write operations. |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; initiates self-timed internal write sequence. |
| GND / VCC | Power Supply | Ground reference and 5 V supply pins; decoupling capacitor placement near these pins minimizes noise-induced write errors. |
Key Features
| Feature | Design Value |
|---|---|
| Self-Timed Byte Write Cycle | Eliminates external timing circuitry; internal control timer handles clear-before-write and auto-termination - simplifies host firmware and reduces BOM count. |
| DATA POLLING on I/O7 | Enables non-blocking write status checking: host reads I/O7 until complemented bit flips to true value - avoids fixed delays and improves throughput. |
| VCC-Sense Write Protection | Hardware-level inhibition below 3.8 V prevents partial writes during power ramp-up/down - essential for reliable operation in noisy or unstable supply environments. |
| Chip Erase via 12 V on OE | Full-memory erase in 10 ms using standard 12 V supply on OE pin - enables rapid reprogramming without specialized programmers or UV exposure. |
| JEDEC Byte-Wide Pinout | Ensures drop-in compatibility with legacy 27Cxx EPROM sockets and existing PCB layouts - lowers redesign cost for EEPROM upgrades. |
Applications
| Industrial PLC Configuration Storage | Automotive ECU Calibration Memory |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during boot and runtime; retains values across power cycles and supports field updates via HMI or service tool. Use Value: 10-year data retention and 10⁴ endurance ensure stable operation over equipment lifetime without recalibration; 150 ns read speed supports real-time diagnostics. | Use Scenario: Holding engine calibration maps (fuel injection timing, spark advance) in automotive electronic control units subject to thermal cycling and vibration. IC Role / Device Role / Timing Role: Read-only during engine runtime; updated only during dealer reflash or diagnostic session - requires high reliability under extended temperature range. Use Value: Industrial-grade –40°C to +85°C operation and 5 V ±10% tolerance match automotive electrical system profiles; VCC-sense protection prevents corruption during cranking transients. |
| Point-of-Sale Terminal Settings | Medical Device Setup Parameters |
Use Scenario: Preserving tax rates, receipt formatting rules, and user preferences in retail POS terminals operating 24/7 in commercial environments. IC Role / Device Role / Timing Role: Low-power configuration memory accessed infrequently but requiring instant availability on power-up. Use Value: 100 µA standby current extends backup battery life; JEDEC pinout allows reuse of existing socket footprint during migration from EPROM. | Use Scenario: Storing device-specific calibration coefficients, safety limits, and operator presets in portable medical monitors and infusion pumps. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory validated for data integrity; accessed during startup and verified before clinical use. Use Value: Internal error correction and 10⁴ endurance support regulatory compliance for Class II devices; chip erase at 12 V enables secure data sanitization prior to servicing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C16-15JI | Same 16 Kbit capacity, 150 ns access, and 1 ms write; differs only in PLCC (32J) vs. PDIP (24P6) package - no electrical or timing variation. | Requires PCB redesign for 32-pin J-lead carrier; suitable where space constraints favor surface-mount or higher I/O density. | Select AT28C16-15JI only if PLCC footprint is already committed; otherwise, AT28C16-15PI maintains mechanical and electrical equivalence in through-hole designs. |
| AT28C256-15PI | 64 Kbit (32K × 8) capacity, same 150 ns access, 1 ms write, and PDIP-28 package; pinout incompatible due to extra address lines (A11–A14) and additional VPP pin. | Not pin-compatible; requires layout change and firmware address space remapping; suited for applications needing >16 Kbit storage. | Choose AT28C256-15PI only when memory expansion is required; AT28C16-15PI remains optimal for cost-sensitive, space-constrained 16 Kbit implementations. |
Compared with AT28C16-15JI, AT28C16-15PI offers identical functionality in a through-hole PDIP package - eliminating SMT assembly complexity. Against AT28C256-15PI, it provides precise 16 Kbit capacity with zero pinout or firmware overhead, reducing BOM cost and validation effort for legacy-compatible designs.
Availability
AT28C16-15PI is available at Aetrix Electronics and suitable for industrial PLCs, automotive ECUs, point-of-sale terminals, and medical device configuration storage requiring stable component supply, long-lifecycle support, and legacy footprint compatibility.
Supply support for AT28C16-15PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) was a leading designer of microcontrollers, nonvolatile memory, and analog semiconductors, known for high-reliability embedded solutions.
The AT28C16 product line delivers parallel EEPROMs optimized for industrial and automotive applications requiring SRAM-like interface simplicity, robust write protection, and long-term data integrity without external timing components.
FAQ
What is the maximum read access time specified for the AT28C16-15PI?
The AT28C16-15PI has a maximum read access time (tACC) of 150 ns, measured from address valid to valid data output under standard 5 V ±10% supply and industrial temperature conditions. This specification ensures compatibility with 5 MHz microprocessor buses without wait-state insertion and is guaranteed across the full –40°C to +85°C operating range.
Does the AT28C16-15PI require a programming voltage higher than VCC?
No, the AT28C16-15PI performs byte writes using only the standard 5 V ±10% VCC supply - no external VPP programming voltage is needed. However, chip erase requires applying 12.0 V ±0.5 V to the OE pin while pulsing WE low for 10 ms; this 12 V signal is optional and used only for bulk erasure, not routine byte writes.
How does DATA POLLING work on the AT28C16-15PI during a write cycle?
During a byte write, reading the addressed location returns complemented data on I/O7 (other I/O lines are indeterminate); once the internal write completes, I/O7 transitions to true data. Host firmware polls I/O7 until this transition occurs - confirming write completion without fixed delays. This mechanism is implemented entirely within the AT28C16-15PI and requires no external hardware.
What package type is used for the AT28C16-15PI?
The AT28C16-15PI uses a 24-lead, 0.600" wide plastic dual in-line package (PDIP), designated as package code "24P6" per Atmel's ordering information. This through-hole package conforms to JEDEC MS-011 AA standards and maintains pin compatibility with legacy 27Cxx EPROM sockets, enabling straightforward replacement in existing designs.
Is the AT28C16-15PI suitable for industrial temperature applications?
Yes, the AT28C16-15PI is rated for industrial temperature operation from –40°C to +85°C, as confirmed by its ordering suffix "-PI" (P = PDIP, I = Industrial). All key specifications - including 150 ns read access, 1 ms byte write, 100 µA standby current, and VCC-sense write protection - are guaranteed across this full range, making it appropriate for harsh-environment embedded systems.
AT28C16-15PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 24-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-PDIP
AT28C16-15PI FAQ
1.How can I place an order for AT28C16-15PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C16-15PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C16-15PI reliable?
The price and inventory of AT28C16-15PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C16-15PI is usually 5 days.
3.What payment methods are accepted for AT28C16-15PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C16-15PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C16-15PI?
AT28C16-15PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C16-15PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C16-15PI?
For technical support, including AT28C16-15PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C16-15PI requirements.
6.How does Aetrix verify that AT28C16-15PI is sourced from the original manufacturer or authorized distributors?
All AT28C16-15PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C16-15PI meets industry standards.
7.What is the process for return or replacement of AT28C16-15PI?
All AT28C16-15PI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C16-15PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C16-15PI part is unused and in its original packaging.
Return procedure for AT28C16-15PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C16-15PI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

