My Inquiry
My Account
Microchip Technology AT28C17-15JC
- Part No.:
- AT28C17-15JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C17-15JC.pdf
- Description:
- IC EEPROM 16KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,451
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C17-15JC from Atmel is a 16K (2,048 × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 1 ms byte write cycle, and CMOS/TTL-compatible I/O. It operates at 5V ±10%, supports commercial temperature range (0°C to 70°C), and delivers 30 mA active current and 100 µA standby current for embedded microcontroller systems requiring nonvolatile storage with direct bus interfacing.
For engineers reviewing the AT28C17-15JC datasheet, AT28C17-15JC pinout, AT28C17-15JC application, or AT28C17-15JC equivalent, this page provides verified technical context, JEDEC-compliant package mapping, self-timed write operation details, RDY/BUSY and DATA POLLING interface methods, and validated alternatives for industrial control and legacy system upgrades.
Technical Context
The AT28C17-15JC implements a self-timed byte write architecture with internal address/data latches and an automatic clear-before-write sequence. Its READY/BUSY open-drain output and DATA POLLING via I/O7 provide two independent, hardware-synchronized mechanisms to detect write completion without external timing components.
It functions as a drop-in replacement for static RAM in read cycles and supports standard microprocessor control signals (CE, OE, WE) with dual-line bus contention prevention. The device uses Atmel's nonvolatile CMOS process, enabling 10⁴ write endurance and 10-year data retention while maintaining TTL/CMOS logic compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2,048 words × 8 bits): sufficient for firmware patch storage or configuration tables in 8-bit microcontroller systems. |
| Read Access Time | 150 ns max: enables direct interface with 6–8 MHz Z80, 8051, or 68000-based buses without wait states. |
| Byte Write Time | 1 ms typical: defines minimum interval between successive byte writes; no external timing circuitry required. |
| Supply Voltage | 5 V ±10%: compatible with legacy 5V logic rails; write inhibited below 3.8 V to prevent corruption during power ramp. |
| Standby Current | 100 µA max: supports low-power sleep modes in battery-backed or energy-constrained industrial controllers. |
| Endurance | 10,000 write/erase cycles: suitable for infrequent configuration updates-not for high-frequency logging. |
| Operating Temp | 0°C to 70°C: qualified for commercial-grade equipment including point-of-sale terminals and office peripherals. |
Pinout & Package
AT28C17-15JC is supplied in a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package per JEDEC MS-018 AA, with pins 1 and 17 designated "DON'T CONNECT" per manufacturer specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A10 | Address Inputs | 11-bit address bus supporting full 2K-word addressing; A9 used with 12V for device ID access. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; I/O7 used for DATA POLLING during write cycles. |
| CE | Chip Enable | Active-low chip select; must be low for read/write; high disables outputs and reduces current draw. |
| OE | Output Enable | Active-low read control; used with CE to prevent bus contention; high-Z when inactive. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write on falling edge; latches address/data internally. |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high at completion; supports wired-OR of multiple devices on shared line. |
| VCC, GND | Power Supply | 5V supply and ground; decoupling capacitor required near pins for stable read/write operation. |
| NC / DC | No Connect / Don't Connect | Pins 1 and 17 are unconnected-must remain floating; not bonded internally. |
Key Features
| Feature | Design Value |
|---|---|
| Self-Timed Byte Write | Eliminates need for external write pulse generators or timing logic-microprocessor releases bus after WE assertion. |
| DATA POLLING via I/O7 | Allows polling without dedicated status lines: reading target location returns complemented data until write completes. |
| READY/BUSY Open-Drain Output | Enables hardware handshaking across multiple EEPROMs on same bus using single interrupt-capable input. |
| Write Protection Logic | Three-tier protection: VCC sense (<3.8 V inhibits write), 5 ms power-on delay, and signal-level inhibit (CE/OE/WE states). |
| Device Identification Area | 32 bytes at 7E0H–7FFH accessible via 12V on A9-used for calibration data, serial numbers, or firmware version stamps. |
Applications
| Industrial PLC Configuration Storage | Legacy Microcontroller Firmware Patching |
|---|---|
|
Use Scenario: Storing I/O mapping tables and alarm thresholds in programmable logic controllers operating in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during boot and runtime via 8051 or Z80 bus interface. Use Value: 10,000-cycle endurance and 10-year retention ensure reliable parameter persistence across maintenance intervals without battery backup. |
Use Scenario: Field-upgradable bootloader patches for 8-bit embedded systems where flash reprogramming is unavailable or unsafe. IC Role / Device Role / Timing Role: Parallel EEPROM acting as secondary code store; loaded into RAM at startup under microcontroller control. Use Value: 150 ns read speed allows zero-wait-state execution; self-timed 1 ms writes enable safe over-the-air update sequencing. |
| Point-of-Sale Terminal Settings | Test Equipment Calibration Data |
|
Use Scenario: Retaining tax rate tables, receipt formatting rules, and user preferences in retail terminals with frequent power cycling. IC Role / Device Role / Timing Role: Directly mapped memory peripheral on ISA-style or custom 8-bit bus; accessed via CE/OE/WE handshake. Use Value: 100 µA standby current minimizes parasitic drain during idle periods; 5V ±10% tolerance accommodates aging power supplies. |
Use Scenario: Storing sensor offset/gain coefficients and date-stamped calibration records in benchtop multimeters and signal generators. IC Role / Device Role / Timing Role: Dedicated configuration memory accessed only during calibration mode via dedicated microcontroller GPIO-controlled bus. Use Value: Device ID area (7E0H–7FFH) stores unique calibration IDs and timestamps; 12V A9 activation prevents accidental overwrite. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15JC | 32K × 8 organization, same 150 ns access, 1 ms write, identical PLCC-32 pinout and control signals. | Higher density supports larger configuration sets or multi-version firmware storage without board redesign. | Select when >16K storage is needed and footprint reuse is critical; pinout and timing are fully compatible. |
| MX28F1000PC-15 | 1 Mbit (128K × 8) Flash memory; requires command sequences and sector erase; no RDY/BUSY or DATA POLLING. | Not drop-in: requires firmware changes for erase management, lacks hardware write completion signaling. | Choose only for cost-sensitive, high-density applications where software overhead for erase/write is acceptable. |
Compared with AT28C256-15JC, the AT28C17-15JC offers lower density but identical timing and interface simplicity; versus MX28F1000PC-15, it eliminates erase complexity and guarantees deterministic write completion detection-critical for fail-safe configuration updates.
Availability
AT28C17-15JC is available at Aetrix Electronics and suitable for industrial PLC configuration storage, legacy microcontroller firmware patching, and point-of-sale terminal settings requiring stable component supply across extended production lifecycles.
Supply support for AT28C17-15JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation was a U.S.-based semiconductor company specializing in microcontrollers, EEPROMs, and nonvolatile memory solutions before its acquisition by Microchip Technology in 2016.
The AT28C17 product line was designed for 8-bit microprocessor systems needing simple, reliable, parallel-access nonvolatile memory with minimal external support circuitry and direct bus compatibility.
FAQ
What is the maximum write endurance of the AT28C17-15JC?
The AT28C17-15JC is rated for 10,000 write/erase cycles per memory location. This endurance level is specified under standard operating conditions (5V, 25°C) and applies to each individual byte address. The device uses Atmel's nonvolatile CMOS process to achieve this reliability, making it appropriate for applications involving periodic configuration updates-not continuous logging. Exceeding this limit may result in bit failures or incomplete writes.
Does the AT28C17-15JC support hardware write completion detection?
Yes, the AT28C17-15JC supports two independent hardware methods: the RDY/BUSY pin (pin 1) goes low during write and releases high upon completion, and DATA POLLING monitors I/O7-reading the target address returns the complement of written data until the write finishes. Both mechanisms eliminate the need for fixed delay loops and allow precise synchronization in real-time systems using the AT28C17-15JC.
Can the AT28C17-15JC be used as a direct replacement for SRAM in existing designs?
Yes-the AT28C17-15JC uses identical read-cycle timing and control signals (CE, OE, WE) as standard SRAM, allowing direct substitution in many 8-bit systems. However, write operations are significantly slower (1 ms vs. ~100 ns), and the device enters a busy state during writes. Designers must implement RDY/BUSY or DATA POLLING to avoid read collisions, unlike true SRAM. The AT28C17-15JC retains data without power, adding nonvolatility not present in SRAM.
What is the purpose of the 12V signal on A9 for the AT28C17-15JC?
The 12V signal applied to A9 enables access to a dedicated 32-byte device identification area (addresses 7E0H–7FFH). This region is electrically isolated from the main memory array and intended for storing calibration data, serial numbers, or firmware version stamps. Applying 12V to A9 during read/write cycles activates this mode; normal operation uses 0–5V on all address lines. This feature prevents accidental overwrite of critical identification data during routine memory access to the AT28C17-15JC.
Is the AT28C17-15JC compatible with TTL-level microprocessors?
Yes-the AT28C17-15JC features TTL-compatible inputs and outputs, with VIH = 2.0 V min and VOL = 0.4 V max at IOL = 2.1 mA. Its outputs drive standard TTL loads directly, and inputs accept TTL logic thresholds without level shifting. The device also meets CMOS voltage levels, enabling interoperability with mixed-logic systems. This dual compatibility ensures seamless integration with legacy 8080, Z80, and 6800-based designs using the AT28C17-15JC.
AT28C17-15JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C17-15JC FAQ
1.How can I place an order for AT28C17-15JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C17-15JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C17-15JC reliable?
The price and inventory of AT28C17-15JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C17-15JC is usually 5 days.
3.What payment methods are accepted for AT28C17-15JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C17-15JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C17-15JC?
AT28C17-15JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C17-15JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C17-15JC?
For technical support, including AT28C17-15JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C17-15JC requirements.
6.How does Aetrix verify that AT28C17-15JC is sourced from the original manufacturer or authorized distributors?
All AT28C17-15JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C17-15JC meets industry standards.
7.What is the process for return or replacement of AT28C17-15JC?
All AT28C17-15JC units undergo pre-shipment inspection (PSI). If there is an issue with AT28C17-15JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C17-15JC part is unused and in its original packaging.
Return procedure for AT28C17-15JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C17-15JC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
