My Inquiry
My Account
Microchip Technology AT28C17-15SC
- Part No.:
- AT28C17-15SC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT28C17-15SC.pdf
- Description:
- IC EEPROM 16KBIT PARALLEL 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,658
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C17-15SC from Atmel is a 16K (2,048 × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 200 µs fast byte write (E-version), and CMOS/TTL-compatible I/O. It operates at 5V ±10%, supports DATA POLLING and READY/BUSY signaling, and targets microprocessor-based systems requiring nonvolatile storage with direct SRAM-like interface.
For engineers reviewing the AT28C17-15SC datasheet, AT28C17-15SC pinout, AT28C17-15SC application, or AT28C17-15SC equivalent, key selection criteria include its self-timed write cycle, 100 µA standby current, industrial temperature range (–40°C to +85°C), RDY/BUSY open-drain output, and VCC-sense write protection - all critical for embedded control and firmware storage in resource-constrained designs.
Technical Context
The AT28C17-15SC implements a parallel EEPROM architecture with internal address/data latches and an autonomous control timer that manages erase-before-write sequencing without external timing components. Its dual write-detection methods - level-sensitive RDY/BUSY output and DATA POLLING on I/O7 - enable flexible host synchronization during byte programming.
It features VCC-sense circuitry that inhibits writes below 3.8V, a 5 ms power-on delay before write enable, and chip-level write inhibition via CE/OE/WE logic states. The device includes 32 bytes of dedicated identification memory accessible at addresses 7E0H–7FFH using A9 = 12V, supporting traceability and configuration tagging.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2,048 words × 8 bits): sufficient for small boot code, calibration tables, or configuration data in microcontroller systems. |
| Read Access Time | 150 ns max: enables direct replacement of SRAM in legacy 8-bit bus systems without wait-state insertion. |
| Byte Write Time | 200 µs (AT28C17E variant): reduces full-memory rewrite to ~0.4 s, improving field-upgrade efficiency. |
| Standby Current | 100 µA typical (CMOS): supports low-power modes in battery-backed or energy-conscious embedded applications. |
| Endurance | 10⁵ write/erase cycles (E-version): ensures long-term reliability for frequently updated parameter storage. |
| Data Retention | 10 years at +85°C: validated for industrial environments where thermal stress accelerates charge loss. |
| Supply Voltage | 5V ±10%: compatible with standard TTL/CMOS logic rails and legacy 5V system power domains. |
Pinout & Package
AT28C17-15SC is supplied in a 28-lead, 0.300" wide plastic gull-wing small outline (SOIC) package per JEDEC MS-011 AB, with pin 1 marked by a beveled corner and pin 14 as GND, pin 15 as VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A10 | Address Inputs | 11-bit address bus for accessing 2,048 memory locations; TTL/CMOS compatible thresholds (VIL ≤ 0.8V, VIH ≥ 2.0V). |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; supports DATA POLLING on I/O7 during write completion detection. |
| CE | Chip Enable | Active-low chip select; when high, forces outputs to high-impedance and disables internal logic to minimize standby current. |
| OE | Output Enable | Active-low output gate; used with CE to prevent bus contention and enable multi-device sharing of data bus. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write cycle with internal latch and timer; inhibited if VCC < 3.8V. |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high at completion; supports wired-OR connection across multiple devices on shared status line. |
| GND / VCC | Power Terminals | Pin 14 (GND) and Pin 15 (VCC); decoupling capacitor placement near these pins is required for stable 150 ns read timing. |
Key Features
| Feature | Design Value |
|---|---|
| Self-Timed Byte Write | Eliminates need for external write timing control - internal timer handles erase-before-write and verification automatically. |
| DATA POLLING Support | Enables software-driven write completion detection via I/O7 complement behavior, reducing hardware interrupt dependency. |
| VCC-Sense Write Protection | Prevents partial writes during brown-out conditions by disabling WE functionality until VCC stabilizes above 3.8V. |
| Dual Temperature Ranges | Industrial grade (–40°C to +85°C) operation ensures reliability in automotive ECUs, industrial PLCs, and outdoor telemetry units. |
| 32-Byte ID Memory | Accessible at 7E0H–7FFH using A9 = 12V; provides space for firmware version, serial number, or calibration checksum storage. |
Applications
| Industrial Control Firmware Storage | Automotive ECU Parameter Tables |
|---|---|
Use Scenario: Storing calibrated sensor offsets and actuator lookup tables in programmable logic controllers (PLCs) with infrequent updates but strict retention requirements. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to 8-bit microcontroller address/data bus; accessed via CE/OE/WE handshaking. Use Value: 10-year data retention at +85°C and 10⁵ endurance ensure consistent operation over equipment lifetime without recalibration. | Use Scenario: Holding vehicle-specific tuning parameters (e.g., fuel maps, idle speed profiles) in engine control units subject to thermal cycling and vibration. IC Role / Device Role / Timing Role: Parallel EEPROM providing deterministic 150 ns read latency and robust write integrity under varying supply conditions. Use Value: VCC-sense write protection prevents corruption during ignition transients; RDY/BUSY output simplifies real-time update coordination. |
| Legacy Instrumentation Boot Code | Point-of-Sale Terminal Configuration |
Use Scenario: Hosting minimal boot loader and hardware initialization code in benchtop test equipment where flash memory is unavailable or cost-prohibitive. IC Role / Device Role / Timing Role: SRAM-compatible nonvolatile memory mapped into microprocessor's lower address space for cold-start execution. Use Value: JEDEC-standard pinout allows drop-in replacement of obsolete 27C series EPROMs without PCB redesign. | Use Scenario: Storing regional tax rates, receipt formatting rules, and peripheral settings in retail terminals deployed globally. IC Role / Device Role / Timing Role: Field-updatable configuration store accessed via polled I/O during idle periods to avoid transaction interruption. Use Value: 200 µs fast byte write (E-version) enables rapid reconfiguration across thousands of deployed units during software rollouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15SC | 32K × 8 organization, same 150 ns access, identical SOIC-28 package and pinout. | Higher density supports larger firmware images; requires no layout change but may need address decoding adjustment. | Select when >16K storage is needed and board space is constrained - pin-compatible upgrade path. |
| ST M28W640ECB90ZC1 | 64K × 8, 90 ns access, 3.3V/5V dual-supply support, different pinout (no RDY/BUSY, uses BUSY flag only). | Lacks RDY/BUSY open-drain output; requires software polling only; not pin-compatible due to different control signal mapping. | Choose for higher speed and voltage flexibility where hardware redesign is acceptable and faster access justifies migration effort. |
Compared with AT28C256-15SC, the AT28C17-15SC offers lower density but retains identical timing and interface simplicity for compact designs; versus ST M28W640ECB90ZC1, it delivers proven industrial reliability and dual-status signaling at the cost of speed and voltage range - making it preferable for legacy 5V systems prioritizing compatibility and robustness.
Availability
AT28C17-15SC is available at Aetrix Electronics and suitable for industrial control firmware storage, automotive ECU parameter tables, and legacy instrumentation boot code requiring stable component supply across extended product lifecycles.
Supply support for AT28C17-15SC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation was a U.S.-based semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs before its acquisition by Microchip Technology in 2016.
The AT28C17 product line was designed for embedded systems needing reliable, easy-to-interface parallel EEPROM with self-timed writes and industrial-grade environmental tolerance - targeting applications where flash memory complexity or serial interface latency were unacceptable.
FAQ
What is the maximum operating temperature range for the AT28C17-15SC?
The AT28C17-15SC is rated for industrial temperature operation from –40°C to +85°C. This specification is confirmed in the "DC and AC Operating Range" table on page 4 of the official Atmel datasheet (Rev. 0541B–10/98), and applies specifically to part numbers ending in 'SI' or 'SC'. The 'SC' suffix denotes SOIC packaging with industrial temperature grading, making AT28C17-15SC suitable for deployment in harsh environments such as factory automation and vehicle under-hood electronics.
Does the AT28C17-15SC support both DATA POLLING and RDY/BUSY signaling?
Yes, the AT28C17-15SC supports both DATA POLLING and RDY/BUSY signaling for write cycle completion detection. During a byte write, I/O7 returns the complement of the written data until completion, then asserts true data - enabling software polling. Simultaneously, the RDY/BUSY pin (Pin 1) is actively pulled low during the write and released high upon completion, supporting hardware-driven synchronization. Both methods are fully documented in the "Device Operation" section (page 3) and "Data Polling Waveforms" (page 7) of the AT28C17 datasheet.
Is the AT28C17-15SC pin-compatible with standard 27-series EPROMs?
No, the AT28C17-15SC is not pin-compatible with 27-series EPROMs. While it shares JEDEC-standard byte-wide pinout conventions (e.g., A0–A10, I/O0–I/O7, CE/OE/WE), it includes the RDY/BUSY pin (Pin 1) and omits the VPP programming voltage pin required by UV-erasable EPROMs. Its pin 1 function differs fundamentally - serving as an open-drain status output rather than a no-connect or VPP terminal - meaning direct socket replacement would require board-level modification.
What write endurance does the AT28C17-15SC guarantee?
The AT28C17-15SC guarantees 10⁵ (100,000) write/erase cycles when ordered with the 'E' suffix (i.e., AT28C17E-15SC). The base AT28C17-15SC (without 'E') is rated for 10⁴ cycles. This distinction is explicitly stated in the "Ordering Information" table (page 8) and "Features" summary (page 1), where 'E' denotes the high-endurance option. Endurance testing follows JEDEC standards and is validated across the full industrial temperature range.
How does write protection work on the AT28C17-15SC?
Write protection on the AT28C17-15SC operates through three independent mechanisms: (1) VCC sense - writes are inhibited if supply voltage falls below 3.8V; (2) Power-on delay - a built-in 5 ms timeout occurs after VCC reaches 3.8V before write capability is enabled; and (3) Logic-level inhibition - holding CE high, OE low, or WE high blocks all write operations. These protections are detailed in the "WRITE PROTECTION" subsection (page 3) and ensure immunity to spurious writes during power-up, brown-out, or bus contention events.
AT28C17-15SC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT28C17-15SC FAQ
1.How can I place an order for AT28C17-15SC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C17-15SC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C17-15SC reliable?
The price and inventory of AT28C17-15SC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C17-15SC is usually 5 days.
3.What payment methods are accepted for AT28C17-15SC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C17-15SC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C17-15SC?
AT28C17-15SC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C17-15SC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C17-15SC?
For technical support, including AT28C17-15SC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C17-15SC requirements.
6.How does Aetrix verify that AT28C17-15SC is sourced from the original manufacturer or authorized distributors?
All AT28C17-15SC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C17-15SC meets industry standards.
7.What is the process for return or replacement of AT28C17-15SC?
All AT28C17-15SC units undergo pre-shipment inspection (PSI). If there is an issue with AT28C17-15SC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C17-15SC part is unused and in its original packaging.
Return procedure for AT28C17-15SC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C17-15SC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
