My Inquiry
My Account
Microchip Technology AT28C17E-15SI
- Part No.:
- AT28C17E-15SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT28C17E-15SI.pdf
- Description:
- IC EEPROM 16KBIT PARALLEL 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C17E-15SI from Atmel is a 16K-bit (2,048 × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 200 µs fast byte write, and industrial temperature range (–40°C to +85°C). It operates on 5V ±10%, supports DATA POLLING and READY/BUSY signaling, and is used in firmware storage and configuration memory for embedded controllers.
For engineers reviewing the AT28C17E-15SI datasheet, AT28C17E-15SI pinout, AT28C17E-15SI application, or AT28C17E-15SI equivalent, key selection criteria include write endurance (10⁵ cycles), self-timed write cycle, CMOS/TTL compatibility, and industrial-grade reliability in legacy microprocessor systems.
Technical Context
The AT28C17E-15SI implements a self-timed byte write architecture with internal address/data latches and automatic clear-before-write logic. Its RDY/BUSY open-drain output and I/O7 data polling enable real-time write completion detection without external timing components.
It functions as a drop-in SRAM-compatible nonvolatile memory: CE/OE/WE control mimics static RAM read/write timing, while VCC sense and 5 ms power-on delay prevent inadvertent writes. The device includes 32 bytes of dedicated identification EEPROM accessible via A9 = 12 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2,048 words × 8 bits): sufficient for boot code, calibration tables, or device configuration in 8-bit microcontroller systems. |
| Read Access Time | 150 ns max: compatible with 5–6 MHz Z80, 8051, and 68000 bus timing without wait states. |
| Byte Write Time | 200 µs max (AT28C17E variant): enables full memory rewrite in ≤0.4 s, critical for field-upgradable firmware. |
| Endurance | 100,000 write/erase cycles: supports frequent parameter logging or configuration updates over product lifetime. |
| Data Retention | 10 years at +85°C: ensures long-term validity of stored settings in industrial environments. |
| Supply Voltage | 5V ±10%: interoperable with legacy TTL/CMOS logic families without level-shifting. |
| Operating Temperature | –40°C to +85°C: qualified for industrial control, automotive body electronics, and telecom infrastructure. |
Pinout & Package
AT28C17E-15SI is supplied in a 28-lead, 0.300" wide plastic SOIC (package code 28S), JEDEC MS-012 compliant, with 1.27 mm lead pitch and surface-mount footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A10 | Address Inputs | 11-bit address bus for 2K-word addressing; A10 selects upper/lower half of memory array. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; supports true read/write operations without direction control pins. |
| CE | Chip Enable | Active-low chip select; when high, places outputs in high-impedance state to prevent bus contention. |
| OE | Output Enable | Active-low read strobe; allows CE to remain asserted during multiple reads for burst access. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write cycle with internal latching and timing. |
| RDY/BUSY | Open-Drain Status Output | Low during write; enables wired-OR connection of multiple devices to single system BUSY line. |
| VCC, GND | Power Supply | Single 5V supply; 100 µA standby current minimizes power in sleep-mode systems. |
Key Features
| Feature | Design Value |
|---|---|
| Self-Timed Byte Write | Eliminates need for external write pulse timing circuitry; frees CPU bus after address/data latch, enabling concurrent processing. |
| DATA POLLING (I/O7) | Allows software-driven write completion detection by reading complemented data until true value appears-no hardware interrupt required. |
| READY/BUSY Output | Hardware-level write status signal compatible with DMA controllers and real-time OS task synchronization. |
| VCC Sense & Power-On Delay | Prevents spurious writes during power ramp-up; inhibits write until VCC ≥3.8 V and 5 ms delay expires. |
| Dedicated ID Memory | 32-byte user-accessible EEPROM at addresses 7E0H–7FFH (via A9 = 12 V) for serialization, calibration data, or firmware version tracking. |
Applications
| Industrial PLC Configuration Storage | Legacy Microcontroller Bootloader Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers operating in factory-floor environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during startup and runtime via 8-bit parallel bus; retains data across power cycles and brownouts. Use Value: 100,000-cycle endurance supports daily reconfiguration; 10-year data retention ensures parameter integrity over equipment service life. | Use Scenario: Holding bootloader code and secure boot keys in 8051- or Z80-based embedded systems where flash replacement is impractical. IC Role / Device Role / Timing Role: SRAM-drop-in replacement for firmware storage; 150 ns read timing meets CPU bus requirements without wait states. Use Value: Direct microprocessor control eliminates glue logic; DATA POLLING enables deterministic firmware update sequencing. |
| Point-of-Sale Terminal Settings | Telecom Line Card Calibration Data |
Use Scenario: Persisting tax rate tables, receipt formatting rules, and operator permissions in retail terminals subject to frequent software updates. IC Role / Device Role / Timing Role: Field-upgradable configuration store accessed via parallel bus during initialization or maintenance mode. Use Value: 200 µs fast byte write reduces update downtime; industrial temperature rating ensures reliability in uncontrolled retail environments. | Use Scenario: Storing per-channel gain/offset coefficients and fault history logs in TDM line interface cards deployed in central office switches. IC Role / Device Role / Timing Role: High-reliability calibration memory interfaced to DSP or microcontroller via shared system data bus. Use Value: RDY/BUSY output synchronizes calibration writes with real-time traffic processing; 10-year retention avoids recalibration during 15+ year product lifecycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15SI | 32K × 8 organization, same 150 ns read, 200 µs write, identical SOIC-28 package and pinout. | Higher density supports larger boot images or multi-region configuration sets without board redesign. | Select when >16K memory is required; fully pin-compatible and functionally identical except capacity. |
| ST M28W160ECB90ZB6E | 16M-bit (2M × 8) parallel EEPROM, 90 ns read, 5 ms write, 44-pin TSOP package - not pin-compatible. | Targeted at high-density, low-power applications; requires PCB layout change and bus timing validation. | Consider only for new designs needing higher density and faster read; not a drop-in replacement for AT28C17E-15SI. |
Compared with AT28C17E-15SI, AT28C256-15SI offers double memory capacity in identical form factor and timing, while ST M28W160ECB90ZB6E provides faster read but demands layout revision and slower write-making AT28C17E-15SI optimal for cost-sensitive, space-constrained industrial upgrades.
Availability
AT28C17E-15SI is available at Aetrix Electronics and suitable for industrial PLCs, legacy microcontroller systems, point-of-sale terminals, and telecom line cards requiring stable component supply and long-term obsolescence support.
Supply support for AT28C17E-15SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and security ICs for industrial, automotive, and consumer applications.
The AT28C17E-15SI belongs to Atmel's parallel EEPROM product line, designed specifically for SRAM-compatible nonvolatile storage in legacy 8-bit and 16-bit microprocessor systems requiring high endurance and industrial temperature operation.
FAQ
What is the maximum write endurance specification for the AT28C17E-15SI?
The AT28C17E-15SI guarantees 100,000 write/erase cycles per memory location, validated per JEDEC standard JESD22-A117. This endurance rating applies across the full industrial temperature range (–40°C to +85°C) and is achieved through Atmel's proprietary oxide-nitride-oxide (ONO) floating-gate technology and internal error correction logic. The AT28C17E-15SI maintains this specification without derating under typical VCC = 5V ±10% and tWC = 200 µs conditions.
Does the AT28C17E-15SI require external high-voltage programming circuitry?
No, the AT28C17E-15SI does not require external high-voltage programming circuitry for standard byte writes. All write operations use only the 5V supply; internal charge pumps generate necessary voltages. High voltage (12 V ±0.5 V on A9) is needed only for accessing the 32-byte device identification area or performing CHIP CLEAR, not for normal memory writes. The AT28C17E-15SI's self-timed write cycle and VCC-sense protection eliminate external HV generators in typical applications.
How does the RDY/BUSY pin on the AT28C17E-15SI function during a write cycle?
The RDY/BUSY pin (Pin 1) on the AT28C17E-15SI is an open-drain output that is actively pulled low during the entire self-timed write cycle (tWC = 200 µs max) and released (high-impedance) upon completion. This allows direct wired-OR connection to a shared system BUSY line. The AT28C17E-15SI's RDY/BUSY behavior is electrically identical to standard TTL/CMOS open-drain drivers and requires only a pull-up resistor to VCC for proper logic-level interpretation.
Can the AT28C17E-15SI be used as a direct replacement for the AT28C17-15SI in existing designs?
Yes, the AT28C17E-15SI is a direct functional and pin-compatible replacement for the AT28C17-15SI, differing only in endurance (10⁵ vs. 10⁴ cycles) and write time (200 µs vs. 1 ms). Both share identical SOIC-28 packaging, JEDEC pinout, AC/DC specifications, and timing waveforms. No PCB or firmware changes are required when upgrading to the AT28C17E-15SI, and all existing AT28C17-15SI application notes and reference designs apply directly to the AT28C17E-15SI.
What is the purpose of the 32-byte identification memory in the AT28C17E-15SI?
The AT28C17E-15SI includes 32 bytes of dedicated EEPROM (addresses 7E0H–7FFH) accessible only when A9 is raised to 12 V ±0.5 V. This area is intended for permanent device-specific data such as serial numbers, manufacturing date codes, calibration coefficients, or firmware version stamps. Unlike main memory, this region is write-protected by voltage threshold and supports independent erase/write cycles, ensuring traceability and field-serviceability without affecting operational memory contents.
AT28C17E-15SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT28C17E-15SI FAQ
1.How can I place an order for AT28C17E-15SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C17E-15SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C17E-15SI reliable?
The price and inventory of AT28C17E-15SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C17E-15SI is usually 5 days.
3.What payment methods are accepted for AT28C17E-15SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C17E-15SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C17E-15SI?
AT28C17E-15SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C17E-15SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C17E-15SI?
For technical support, including AT28C17E-15SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C17E-15SI requirements.
6.How does Aetrix verify that AT28C17E-15SI is sourced from the original manufacturer or authorized distributors?
All AT28C17E-15SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C17E-15SI meets industry standards.
7.What is the process for return or replacement of AT28C17E-15SI?
All AT28C17E-15SI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C17E-15SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C17E-15SI part is unused and in its original packaging.
Return procedure for AT28C17E-15SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C17E-15SI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
