Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT28C256-15FM/883-815

Name: AT28C256-15FM/883-815
Brand: Microchip Technology
SKU: AT28C256-15FM/883-815
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT28C256-15FM/883-815

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 28-CFlatPack

Datasheet:: AT28C256-15FM/883-815.pdf

Description:: IC EEPROM 256KBIT PAR 28FLATPK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,804

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT28C256-15FM/883-815 from Microchip Technology is a military-grade 256-Kbit paged parallel EEPROM organized as 32,768 × 8, featuring 150 ns read access time, 3 ms page write cycle, and single 5V ±10% supply operation. It supports hardware/software data protection, DATA polling, and toggle-bit write completion detection for embedded avionics and defense systems requiring nonvolatile storage with high reliability.

For engineers reviewing the AT28C256-15FM/883-815 datasheet, AT28C256-15FM/883-815 pinout, AT28C256-15FM/883-815 application, or AT28C256-15FM/883-815 equivalent, this page delivers verified military-spec electrical parameters, JEDEC-compliant byte-wide pin mapping, endurance (10,000 cycles), data retention (10 years), and exact package configuration for MIL-STD-883 Class B compliance.

Technical Context

The AT28C256-15FM/883-815 implements a CMOS-based paged architecture with an internal 64-byte latch enabling simultaneous writes of 1–64 bytes per page. Its dual-line chip enable (CE) and output enable (OE) control allows bus contention avoidance in multi-master systems.

It integrates VCC sense (write inhibit below 3.8 V), 5 ms power-on delay, noise filtering (<15 ns pulse rejection), and software data protection (SDP) via three-byte command sequences to prevent inadvertent writes during power transitions or EMI events.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	256 Kbit (32,768 × 8) - fixed byte-wide organization compatible with legacy 8-bit microprocessor buses
Read Access Time	150 ns max - enables direct replacement of SRAM in real-time control loops without wait-state insertion
Page Write Cycle	3 ms max - reduces firmware update latency versus byte-write-only EEPROMs by 95% for 64-byte blocks
Endurance	10,000 write/erase cycles - validated under MIL-STD-883 test conditions for mission-critical field reprogramming
Data Retention	10 years at +125°C - guaranteed for sealed CERDIP/CLCC packages operating in extended-temperature avionics environments
Supply Voltage	5 V ±10% - interoperable with TTL/CMOS logic families without level-shifting circuitry
Operating Temp	−55°C to +125°C - meets MIL-PRF-38535 Class B temperature range for airborne and space-qualified systems

Pinout & Package

AT28C256-15FM/883-815 is supplied in a 28-lead flatpack (MIL-STD-1835 F-12 Config B), hermetically sealed ceramic package with 0.250" body width and 0.050" lead pitch. Pin 1 is marked with a notch or dot; pins are numbered counterclockwise from top-left corner.

Pin/Terminal	Circuit Role	Design Meaning
A0–A14	Address Inputs	15-bit address bus supporting full 32K-word addressing; A6–A14 define page boundaries for 64-byte writes
I/O0–I/O7	Bidirectional Data Bus	CMOS/TTL-compatible 8-bit data path; I/O7 provides DATA polling; I/O6 provides toggle-bit status
CE	Chip Enable	Active-low device select; must be low for read/write; high-Z output when asserted high
OE	Output Enable	Active-low output gate; controls data bus drive; used with CE for bus arbitration
WE	Write Enable	Active-low write strobe; initiates byte or page write on falling edge; latches address/data
VCC	Power Supply	+5 V ±10% input; includes internal VCC sense circuitry to inhibit writes below 3.8 V
GND	Ground Reference	Signal and power return; decoupling capacitor required within 1 cm of VCC/GND pins
NC	No Connect	Pins 1 and 17 in CLCC variant only; not present in 28-lead flatpack; electrically isolated

Key Features

Feature	Design Value
JEDEC Byte-Wide Pinout	Direct drop-in compatibility with industry-standard 28-pin EPROM/EEPROM sockets and PCB footprints
Hardware Write Protection	VCC sense + 5 ms power-on delay + noise filtering ensures zero accidental writes during brown-out or ESD transients
Software Data Protection (SDP)	User-configurable 3-byte unlock sequence prevents unauthorized firmware updates without physical access or debug interface
Page Write Architecture	64-byte internal latch eliminates external address/data bus hold requirements during multi-byte programming
DATA Polling & Toggle Bit	Real-time write status feedback via I/O7 complement or I/O6 toggling-no external timing components needed

Applications

Avionics Flight Control Memory	Military Radio Firmware Storage
Use Scenario: Storing calibrated sensor coefficients and flight envelope limits in fly-by-wire ECUs operating at −55°C to +125°C. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during boot and runtime recalibration; 150 ns read speed ensures deterministic response in safety-critical control loops. Use Value: Eliminates need for battery-backed SRAM while maintaining MIL-STD-883 qualification and 10-year data retention at extended temperature.	Use Scenario: Holding encrypted waveform definitions and channel maps in secure HF/VHF tactical radios subject to shock/vibration. IC Role / Device Role / Timing Role: Secure firmware parameter store with SDP enabled; page writes reduce over-the-air update time by >90% vs. byte-wise EEPROMs. Use Value: Prevents corruption during power cycling in vehicle-mounted radios; hardware write inhibit blocks spurious writes during engine cranking transients.
Spacecraft Onboard Telemetry Logger	Tactical Vehicle Mission Data Recorder
Use Scenario: Capturing housekeeping telemetry (voltage, temp, radiation dose) across orbital day/night cycles in LEO satellites. IC Role / Device Role / Timing Role: Radiation-tolerant nonvolatile buffer; operates unattended for months between ground station uploads using page write efficiency. Use Value: 10,000-cycle endurance supports frequent logging; hermetic flatpack packaging resists atomic oxygen degradation in vacuum.	Use Scenario: Recording battlefield situational awareness data (GPS, imagery metadata, comms logs) in armored vehicles exposed to thermal shock. IC Role / Device Role / Timing Role: Ruggedized configuration and event log storage; DATA polling enables deterministic write completion detection in interrupt-driven firmware. Use Value: −55°C start-up capability ensures operation after cold-soak; 3 ms page writes minimize power consumption during battery-limited recording.

Avionics Flight Control Memory

Military Radio Firmware Storage

Use Scenario: Storing calibrated sensor coefficients and flight envelope limits in fly-by-wire ECUs operating at −55°C to +125°C.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during boot and runtime recalibration; 150 ns read speed ensures deterministic response in safety-critical control loops.

Use Value: Eliminates need for battery-backed SRAM while maintaining MIL-STD-883 qualification and 10-year data retention at extended temperature.

Use Scenario: Holding encrypted waveform definitions and channel maps in secure HF/VHF tactical radios subject to shock/vibration.

IC Role / Device Role / Timing Role: Secure firmware parameter store with SDP enabled; page writes reduce over-the-air update time by >90% vs. byte-wise EEPROMs.

Use Value: Prevents corruption during power cycling in vehicle-mounted radios; hardware write inhibit blocks spurious writes during engine cranking transients.

Spacecraft Onboard Telemetry Logger

Tactical Vehicle Mission Data Recorder

Use Scenario: Capturing housekeeping telemetry (voltage, temp, radiation dose) across orbital day/night cycles in LEO satellites.

IC Role / Device Role / Timing Role: Radiation-tolerant nonvolatile buffer; operates unattended for months between ground station uploads using page write efficiency.

Use Value: 10,000-cycle endurance supports frequent logging; hermetic flatpack packaging resists atomic oxygen degradation in vacuum.

Use Scenario: Recording battlefield situational awareness data (GPS, imagery metadata, comms logs) in armored vehicles exposed to thermal shock.

IC Role / Device Role / Timing Role: Ruggedized configuration and event log storage; DATA polling enables deterministic write completion detection in interrupt-driven firmware.

Use Value: −55°C start-up capability ensures operation after cold-soak; 3 ms page writes minimize power consumption during battery-limited recording.

Equivalent & Alternatives

The following parts are listed as comparable options for similar EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT28C256-15JM/883	Same die, 32-lead CERDIP package; 0.600" width; different pin 1 marking and thermal mass	Preferred for through-hole wave-soldered legacy boards; higher thermal resistance than flatpack	Select when existing PCB footprint requires 32-pin DIP layout or when higher mechanical robustness against board flex is required
AT28C256-15LM/883	Same die, 32-pad CLCC package; surface-mount; pins 1 and 17 are NC; tighter 0.458" body width	Suitable for high-density SMT assemblies; requires reflow profile validation for hermetic ceramic	Choose for new designs prioritizing board area reduction and automated assembly; verify solder joint reliability per MIL-STD-202

Compared with AT28C256-15FM/883-815, the JM variant offers superior mechanical stability in vibration-prone through-hole mounts, while the LM variant enables miniaturization in SMT avionics modules-both retain identical timing, endurance, and SDP functionality but differ in thermal dissipation, mounting method, and board-level stress response.

Availability

AT28C256-15FM/883-815 is available at Aetrix Electronics and suitable for avionics flight control, military radio firmware storage, spacecraft telemetry logging, and tactical vehicle mission recording requiring stable component supply under MIL-PRF-38535 Class B sourcing.

Supply support for AT28C256-15FM/883-815 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for aerospace, defense, and industrial markets.

The AT28C256 product line delivers radiation-hardened, temperature-extended EEPROMs designed specifically for mission-critical systems where data integrity, long-term reliability, and military specification compliance are mandatory.

FAQ

What is the maximum page write size supported by the AT28C256-15FM/883-815?

The AT28C256-15FM/883-815 supports up to 64 bytes per page write operation. This is enabled by its internal 64-byte data latch, which allows sequential loading of bytes within 150 µs of each other. All bytes in a given page write must reside on the same 64-byte boundary defined by address bits A6–A14. The AT28C256-15FM/883-815 does not support larger block writes or sector erases.

Does the AT28C256-15FM/883-815 require external high-voltage programming circuitry?

No, the AT28C256-15FM/883-815 operates from a single 5V ±10% supply and requires no external high-voltage circuitry for standard byte or page writes. Chip erase mode does require 12.0 V ±0.5 V applied to OE, but this is optional and not needed for routine operation. All normal AT28C256-15FM/883-815 programming uses only VCC, eliminating HV pump complexity.

How is write completion detected on the AT28C256-15FM/883-815 without polling the status register?

The AT28C256-15FM/883-815 supports two hardware-based write completion detection methods: DATA polling on I/O7 (complement of last written byte until completion) and toggle-bit detection on I/O6 (toggling state during write, steady post-completion). Neither requires a status register read-both operate directly on data bus pins using standard read cycles, fully compatible with 8051, Z80, and 68K bus protocols.

What is the meaning of "FM" in the part number AT28C256-15FM/883-815?

In AT28C256-15FM/883-815, "FM" denotes the 28-lead flatpack package (MIL-STD-1835 F-12 Config B) with military screening per MIL-STD-883. The "F" specifies flatpack, "M" indicates Class B testing and marking per MIL-PRF-38535, and "15" refers to the 150 ns read access speed grade. This distinguishes it from "JM" (CERDIP) and "LM" (CLCC) variants of the same AT28C256-15 die.

Can the AT28C256-15FM/883-815 be used in commercial temperature-range applications?

Yes, the AT28C256-15FM/883-815 is fully functional across −55°C to +125°C, so it operates reliably in commercial (0°C to +70°C) and industrial (−40°C to +85°C) ranges. However, its MIL-STD-883 screening, hermetic flatpack packaging, and extended qualification make it over-specified-and typically higher-cost-for non-military use. For commercial applications, lower-cost industrial-grade variants like AT28C256-15PI are recommended unless radiation tolerance or long-term data retention is required.

AT28C256-15FM/883-815 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 28-CFlatPack

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 256Kbit

Memory Organization:: 32K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 10ms

Access Time:: 150 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TC)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-FlatPack, Ceramic Bottom-Brazed

AT28C256-15FM/883-815 FAQ

1.How can I place an order for AT28C256-15FM/883-815 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT28C256-15FM/883-815 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT28C256-15FM/883-815 reliable?

The price and inventory of AT28C256-15FM/883-815 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C256-15FM/883-815 is usually 5 days.

3.What payment methods are accepted for AT28C256-15FM/883-815?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C256-15FM/883-815 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT28C256-15FM/883-815?

AT28C256-15FM/883-815 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT28C256-15FM/883-815 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT28C256-15FM/883-815?

For technical support, including AT28C256-15FM/883-815 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C256-15FM/883-815 requirements.

6.How does Aetrix verify that AT28C256-15FM/883-815 is sourced from the original manufacturer or authorized distributors?

All AT28C256-15FM/883-815 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C256-15FM/883-815 meets industry standards.

7.What is the process for return or replacement of AT28C256-15FM/883-815?

All AT28C256-15FM/883-815 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C256-15FM/883-815, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT28C256-15FM/883-815 part is unused and in its original packaging.

Return procedure for AT28C256-15FM/883-815:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…