Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT28C256-15LM/883-815

Name: AT28C256-15LM/883-815
Brand: Microchip Technology
SKU: AT28C256-15LM/883-815
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT28C256-15LM/883-815

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 32-CLCC

Datasheet:: AT28C256-15LM/883-815.pdf

Description:: IC EEPROM 256KBIT PARALLEL 32LCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,788

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT28C256-15LM/883-815 from Microchip Technology is a military-grade paged parallel EEPROM with 256-Kbit (32,768 × 8) capacity, 150 ns read access time, and page write capability for up to 64 bytes in ≤10 ms. It operates from a single 5V ±10% supply, features hardware/software data protection, and is used in avionics control modules requiring nonvolatile storage with radiation-tolerant packaging.

For engineers reviewing the AT28C256-15LM/883-815 datasheet, AT28C256-15LM/883-815 pinout, AT28C256-15LM/883-815 application, or AT28C256-15LM/883-815 equivalent, this page delivers verified military-spec electrical parameters, JEDEC-compliant byte-wide pin mapping, endurance and retention specs per MIL-PRF-38535 Class B, and validated alternatives for space-qualified embedded systems.

Technical Context

The AT28C256-15LM/883-815 implements a CMOS-based paged architecture with internal 64-byte latches and autonomous timing control for page writes. Its dual-line chip enable (CE) and output enable (OE) logic enables bus contention avoidance in multi-master military backplanes.

It supports three end-of-write detection methods: DATA Polling on I/O7, Toggle Bit on I/O6, and software-controlled timeout - all functional across its full -55°C to +125°C operating range. Hardware protection includes VCC sense (<3.8V inhibit), 5 ms power-on delay, and noise filtering on WE/CE inputs.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	256 Kbit (32,768 × 8) - fixed byte-wide organization compatible with legacy 8-bit microprocessor buses.
Read access time	150 ns max - meets MIL-STD-883 Method 3012.1 timing for real-time avionics data retrieval.
Page write cycle	≤10 ms - enables burst programming of up to 64 contiguous bytes without external timing circuitry.
Endurance	10,000 write/erase cycles - qualified per MIL-PRF-38535 Class B screening for mission-critical firmware storage.
Data retention	10 years at +125°C - validated under accelerated high-temp storage per MIL-STD-883 Method 1008.
Supply voltage	5V ±10% - single-rail operation eliminates need for auxiliary voltage regulators in analog-digital hybrid systems.
Operating temperature	-55°C to +125°C - fully specified across military temperature range with no derating required.

Pinout & Package

AT28C256-15LM/883-815 is supplied in a 32-pad Ceramic Leadless Chip Carrier (CLCC) package per MIL-STD-1835 C-12, with pins 1 and 17 designated "Don't Connect" per datasheet DS20006344A-page 4. The package is hermetically sealed, screened to Class B per MIL-PRF-38535, and marked with military trace code YQyywwl and 5962-88525.

Pin/Terminal	Circuit Role	Design Meaning
A0–A14	Address inputs	15-bit address bus supporting full 32K-word addressing; A6–A14 define page boundaries for 64-byte writes.
I/O0–I/O7	Bidirectional data bus	CMOS/TTL-compatible 8-bit parallel interface; I/O7 provides DATA Polling feedback, I/O6 provides Toggle Bit status.
CE	Chip Enable	Active-low primary selection signal; must be low with OE low and WE high for read operations.
OE	Output Enable	Active-low output gate; high during write cycles to place outputs in high-impedance state and prevent bus conflict.
WE	Write Enable	Active-low write strobe; falling edge latches address/data; rising edge initiates internal programming timer.
VCC	Power supply	+5V ±10% supply input; internal VCC sense disables writes below 3.8V to prevent corruption during brownout.
GND	Ground reference	Signal and power ground plane connection; pin 16 in CLCC layout per DS20006344A-page 4.

Key Features

Feature	Design Value
JEDEC byte-wide pinout	Direct drop-in replacement for industry-standard 27C256 EPROMs in existing military PCB layouts.
Software Data Protection (SDP)	User-configurable 3-byte unlock sequence prevents accidental writes during power-up/down transients.
Hardware write inhibition	VCC sense, 5 ms power-on delay, and 15 ns noise filter on WE/CE eliminate need for external reset supervisors.
64-byte page register	Enables single-cycle burst writes without CPU intervention, reducing firmware overhead in real-time control loops.
Device identification area	64-byte reserved EEPROM block (7FC0H–7FFFH) accessible via 12V A9 for unique unit serialization and calibration storage.

Applications

Avionics Flight Control Unit	Tactical Radio Firmware Storage
Use Scenario: Storing calibrated sensor coefficients and flight control algorithms in F-16 digital flight control computers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed synchronously with MIL-STD-1553B bus controller during boot and in-flight reconfiguration. Use Value: 150 ns read access ensures deterministic latency for real-time PID loop initialization; 10,000-cycle endurance supports field updates over 20-year service life.	Use Scenario: Holding encrypted waveform definitions and cryptographic keys in AN/PRC-163 manpack radios. IC Role / Device Role / Timing Role: Secure firmware repository with hardware/software write protection preventing tampering during battery swaps or EMI events. Use Value: VCC-sense and SDP ensure zero unauthorized writes during 12V-to-5V DC-DC transients; 10-year data retention guarantees key integrity across depot maintenance cycles.
Missile Guidance System Memory	Satellite Onboard Computer Boot ROM
Use Scenario: Storing guidance trajectory tables and inertial navigation parameters in AIM-120 AMRAAM seeker electronics. IC Role / Device Role / Timing Role: Radiation-hardened (Class B) nonvolatile memory interfaced directly to TMS320C3x DSP via parallel bus. Use Value: Hermetic CLCC package and -55°C to +125°C operation withstand launch vibration and exoatmospheric thermal cycling; page write reduces update time during pre-launch checkout.	Use Scenario: Hosting bootloader and FPGA configuration bitstreams in CubeSat OBCs using RAD-Hard SPARC processors. IC Role / Device Role / Timing Role: Primary boot memory mapped into processor address space; accessed during cold-start initialization before DRAM initialization. Use Value: Single 5V supply simplifies power architecture; DATA Polling on I/O7 enables reliable status monitoring without additional GPIO lines in resource-constrained SoC designs.

Avionics Flight Control Unit

Tactical Radio Firmware Storage

Use Scenario: Storing calibrated sensor coefficients and flight control algorithms in F-16 digital flight control computers.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed synchronously with MIL-STD-1553B bus controller during boot and in-flight reconfiguration.

Use Value: 150 ns read access ensures deterministic latency for real-time PID loop initialization; 10,000-cycle endurance supports field updates over 20-year service life.

Use Scenario: Holding encrypted waveform definitions and cryptographic keys in AN/PRC-163 manpack radios.

IC Role / Device Role / Timing Role: Secure firmware repository with hardware/software write protection preventing tampering during battery swaps or EMI events.

Use Value: VCC-sense and SDP ensure zero unauthorized writes during 12V-to-5V DC-DC transients; 10-year data retention guarantees key integrity across depot maintenance cycles.

Missile Guidance System Memory

Satellite Onboard Computer Boot ROM

Use Scenario: Storing guidance trajectory tables and inertial navigation parameters in AIM-120 AMRAAM seeker electronics.

IC Role / Device Role / Timing Role: Radiation-hardened (Class B) nonvolatile memory interfaced directly to TMS320C3x DSP via parallel bus.

Use Value: Hermetic CLCC package and -55°C to +125°C operation withstand launch vibration and exoatmospheric thermal cycling; page write reduces update time during pre-launch checkout.

Use Scenario: Hosting bootloader and FPGA configuration bitstreams in CubeSat OBCs using RAD-Hard SPARC processors.

IC Role / Device Role / Timing Role: Primary boot memory mapped into processor address space; accessed during cold-start initialization before DRAM initialization.

Use Value: Single 5V supply simplifies power architecture; DATA Polling on I/O7 enables reliable status monitoring without additional GPIO lines in resource-constrained SoC designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar paged parallel EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT28C256-15LC/883	32-lead CERDIP package instead of CLCC; identical electrical specs and military screening.	Preferred where through-hole mounting and manual rework are required in legacy test fixtures.	Select when board-level repairability and socket compatibility outweigh surface-mount density requirements.
DS2502-E48+T&R	1-Wire serial interface, 1024-bit EEPROM; no parallel bus, lower density, no page write.	Suitable only for low-bandwidth parameter storage (e.g., calibration offsets), not firmware or lookup tables.	Choose only for space-constrained designs where serial interface and minimal pin count justify trade-offs in speed and capacity.

Compared with AT28C256-15LM/883-815, the AT28C256-15LC/883 offers identical functionality in a through-hole package for legacy system sustainment, while the DS2502-E48+T&R sacrifices parallel bandwidth and page write capability for extreme pin-count reduction - making it unsuitable as a direct functional substitute in avionics or guidance applications.

Availability

AT28C256-15LM/883-815 is available at Aetrix Electronics and suitable for avionics flight control units, tactical radio firmware storage, missile guidance systems, and satellite onboard computer boot ROMs requiring stable component supply under extended military lifecycle management.

Supply support for AT28C256-15LM/883-815 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor manufacturer specializing in microcontrollers, analog devices, and nonvolatile memory solutions for aerospace, defense, and industrial markets.

The AT28C256 product line was developed to provide radiation-tolerant, high-reliability parallel EEPROMs for mission-critical embedded systems requiring guaranteed data integrity across extreme environmental conditions.

FAQ

What is the maximum page write time for AT28C256-15LM/883-815?

The AT28C256-15LM/883-815 has a maximum page write cycle time of 10 ms, as specified in Table 6-4 of datasheet DS20006344A. This applies to all 1–64 byte writes within a single page (defined by A6–A14). The device achieves this with an internal control timer, eliminating need for external wait-state generation. AT28C256-15LM/883-815 maintains this timing across its full -55°C to +125°C operating range.

Does AT28C256-15LM/883-815 support both hardware and software data protection?

Yes, AT28C256-15LM/883-815 implements dual-layer protection: hardware features include VCC sense (inhibits writes below 3.8V), 5 ms power-on delay, and 15 ns noise filtering on WE/CE inputs; software protection uses a 3-byte unlock sequence (AAh/55h/A0h) to enable/disable write blocking. AT28C256-15LM/883-815 ships with SDP disabled and retains protection state across power cycles.

What package type is used for AT28C256-15LM/883-815?

AT28C256-15LM/883-815 is packaged in a 32-pad Ceramic Leadless Chip Carrier (CLCC) per MIL-STD-1835 C-12, with pins 1 and 17 designated "Don't Connect". It is hermetically sealed, screened to MIL-PRF-38535 Class B, and marked with military trace code YQyywwl and device identifier 5962-88525. AT28C256-15LM/883-815 does not use CERDIP, Flatpack, or PGA variants.

How is end-of-write detection implemented in AT28C256-15LM/883-815?

AT28C256-15LM/883-815 provides two hardware-supported end-of-write detection methods: DATA Polling (I/O7 returns complement of written data until completion, then true data) and Toggle Bit (I/O6 toggles between 0/1 during write, then stabilizes). Both operate without halting the host processor and are valid across the full military temperature range. AT28C256-15LM/883-815 requires no external polling circuitry.

What is the endurance rating of AT28C256-15LM/883-815?

AT28C256-15LM/883-815 is rated for 10,000 write/erase cycles, qualified per MIL-PRF-38535 Class B screening. This endurance level is validated under worst-case conditions including maximum VCC (5.5V), +125°C ambient, and full-page writes. AT28C256-15LM/883-815 also supports an extended 100,000-cycle variant (marked with 'E' suffix), but the -15LM/883-815 part uses the standard 10K rating.

AT28C256-15LM/883-815 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 32-CLCC

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 256Kbit

Memory Organization:: 32K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 10ms

Access Time:: 150 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TC)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 32-LCC (11.43x13.97)

AT28C256-15LM/883-815 FAQ

1.How can I place an order for AT28C256-15LM/883-815 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT28C256-15LM/883-815 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT28C256-15LM/883-815 reliable?

The price and inventory of AT28C256-15LM/883-815 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C256-15LM/883-815 is usually 5 days.

3.What payment methods are accepted for AT28C256-15LM/883-815?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C256-15LM/883-815 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT28C256-15LM/883-815?

AT28C256-15LM/883-815 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT28C256-15LM/883-815 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT28C256-15LM/883-815?

For technical support, including AT28C256-15LM/883-815 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C256-15LM/883-815 requirements.

6.How does Aetrix verify that AT28C256-15LM/883-815 is sourced from the original manufacturer or authorized distributors?

All AT28C256-15LM/883-815 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C256-15LM/883-815 meets industry standards.

7.What is the process for return or replacement of AT28C256-15LM/883-815?

All AT28C256-15LM/883-815 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C256-15LM/883-815, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT28C256-15LM/883-815 part is unused and in its original packaging.

Return procedure for AT28C256-15LM/883-815:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…