My Inquiry
My Account
Microchip Technology AT28C256E-15DM/883-815
- Part No.:
- AT28C256E-15DM/883-815
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-CDIP (0.600", 15.24mm)
- Datasheet:
-
AT28C256E-15DM/883-815.pdf
- Description:
- IC EEPROM 256KBIT PAR 28CERDIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,417
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C256E-15DM/883-815 from Microchip Technology is a military-grade 256-Kbit (32,768 × 8) paged parallel EEPROM with 150 ns read access time, 10 ms maximum page write cycle time, and single 5V ±10% supply operation. It features hardware/software data protection, DATA polling for write completion detection, and JEDEC-approved byte-wide pinout - deployed in avionics control modules requiring nonvolatile storage with guaranteed operation from –55°C to +125°C.
For engineers reviewing the AT28C256E-15DM/883-815 datasheet, AT28C256E-15DM/883-815 pinout, AT28C256E-15DM/883-815 application, or AT28C256E-15DM/883-815 equivalent, key selection criteria include military temperature range compliance (–55°C to +125°C), 10,000/100,000 endurance cycles, CMOS/TTL-compatible I/O, and 32-lead CERDIP packaging with MIL-STD-883 qualification.
Technical Context
The AT28C256E-15DM/883-815 implements a paged architecture with a 64-byte internal latching register, enabling simultaneous writes of 1–64 bytes within a single page defined by address bits A6–A14. Its dual-line chip enable (CE) and output enable (OE) control supports bus contention avoidance in embedded systems.
Write operations are managed via internal timing: automatic page programming completes in ≤10 ms, with end-of-write signaled by DATA polling on I/O7 or toggle-bit behavior on I/O6. Hardware protection includes VCC sense (<3.8 V inhibits write), 5 ms power-on delay, and noise filtering on CE/WE inputs (rejects <15 ns pulses).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 256 Kbit (32,768 × 8) - provides sufficient nonvolatile storage for firmware boot code or configuration tables in space-constrained military platforms. |
| Read Access Time | 150 ns - enables direct replacement of SRAM in legacy 8-bit microprocessor buses without wait-state insertion. |
| Page Write Cycle Time | ≤10 ms - allows efficient bulk updates of calibration data or mission parameters without system-level timeouts. |
| Endurance | 10,000 or 100,000 cycles - supports field-updatable mission profiles where reprogramming occurs infrequently but must be highly reliable. |
| Data Retention | 10 years - ensures long-term integrity of stored cryptographic keys or platform identification data across equipment lifecycle. |
| Supply Voltage | 5V ±10% - compatible with legacy 5V TTL/CMOS logic families and eliminates need for dedicated voltage regulation in retrofitted systems. |
| Operating Temperature | –55°C to +125°C - certified for deployment in jet engine controllers, missile guidance units, and satellite subsystems exposed to extreme thermal environments. |
Pinout & Package
AT28C256E-15DM/883-815 is supplied in a 32-lead CERDIP package (MIL-STD-1835 D-10 Config A, glass-sealed), with pin 1 identified by notch and pin 17 designated "Don't Connect" per CLCC variant compatibility. Pin functions align with JEDEC-standard byte-wide memory interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address Inputs | 15-bit address bus supporting full 32,768-word addressing; A6–A14 define page boundaries for 64-byte page writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; I/O7 used for DATA polling, I/O6 for toggle-bit write status indication. |
| CE | Chip Enable | Active-low device select; when high, forces outputs to high-impedance regardless of OE state - critical for multi-device bus arbitration. |
| OE | Output Enable | Active-low read control; enables data output only when CE is also low - prevents bus contention during partial decode scenarios. |
| WE | Write Enable | Active-low write strobe; initiates byte or page write; combined with CE and OE logic to define six distinct operating modes including chip erase. |
| VCC / GND | Power Supply | Single 5V supply with CMOS standby current ≤300 µA - minimizes quiescent power in always-on avionics subsystems. |
| DC (Pins 1, 17) | Don't Connect | No internal connection; must remain unconnected per datasheet - violation risks latch-up or parametric shift in military-grade screening. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Page Write | 64-byte internal latching register frees address/data bus after initial byte load - enables concurrent CPU execution during 10 ms internal programming period. |
| DATA Polling | I/O7 returns complement of last written byte until write completes - permits real-time status monitoring without external timers or interrupts. |
| Hardware Data Protection | VCC sense + 5 ms power-on delay + WE/CE noise filtering - prevents spurious writes during brown-out, hot-swap, or EMI events in flight-critical systems. |
| Software Data Protection (SDP) | 3-byte unlock sequence (AAh/55h/A0h) required before any write - configurable per unit to prevent accidental overwrites during depot maintenance. |
| Device Identification Area | 64-byte reserved EEPROM block (7FC0h–7FFFh) accessible at 12V on A9 - stores unique serial numbers or calibration coefficients traceable to MIL-STD-1275 testing. |
Applications
| Avionics Boot Memory | Mission Parameter Storage |
|---|---|
Use Scenario: Stores bootloader firmware and FPGA configuration bitstreams in airborne mission computers requiring cold-start reliability. IC Role / Device Role / Timing Role: Nonvolatile program memory mapped into 8-bit Z80 or 80C88 address space with zero-wait-state read timing. Use Value: 150 ns access time eliminates need for SRAM shadowing; 10-year data retention ensures firmware integrity across aircraft service life. | Use Scenario: Holds flight-specific calibration tables, sensor offsets, and navigation constants updated pre-flight or in-field. IC Role / Device Role / Timing Role: Field-programmable configuration store accessed via discrete address decoding in MIL-STD-1553B interface modules. Use Value: Page write capability enables full table update in ≤10 ms; software protection prevents inadvertent corruption during ground test sequences. |
| Tactical Radio Firmware | Guidance System EEPROM |
Use Scenario: Stores secure communication protocol stacks and encryption keys in manpack radios subjected to shock/vibration. IC Role / Device Role / Timing Role: Secure nonvolatile memory with hardware write inhibit activated during battery insertion or antenna deployment. Use Value: VCC sense and noise filtering prevent key overwrite during transient power events; 100,000-cycle endurance supports frequent crypto key rotation. | Use Scenario: Retains inertial measurement unit (IMU) bias compensation coefficients and gyro alignment data in missile guidance sections. IC Role / Device Role / Timing Role: Radiation-tolerant (per MIL-PRF-38535) nonvolatile storage interfaced directly to analog front-end microcontrollers. Use Value: –55°C to +125°C operation ensures coefficient validity during launch thermal transients; 64-byte ID area stores lot-traceable calibration metadata. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar paged parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15DM | Commercial temperature grade (0°C to +70°C); lacks MIL-STD-883 screening and extended reliability testing. | Suitable for ground-based test equipment or lab prototypes where military environmental stress is not required. | Select only if cost sensitivity outweighs need for flight qualification and extended temperature margin. |
| DS2502-E48+T&R | 1-Wire serial interface; 1024-bit write-once memory; no page write or polling support; different package (TSOC-6). | Used in asset tagging and simple parameter storage where bus simplicity and tamper evidence are prioritized over speed or reprogrammability. | Not interchangeable - requires complete interface redesign; consider only for new designs with strict pin count constraints. |
Compared with AT28C256-15DM, the AT28C256E-15DM/883-815 adds MIL-STD-883 Class B screening, extended temperature validation, and enhanced data retention guarantees - making it mandatory for flight hardware. DS2502-E48+T&R offers no functional equivalence due to serial-only interface and write-once limitation.
Availability
AT28C256E-15DM/883-815 is available at Aetrix Electronics and suitable for avionics boot memory, mission parameter storage, tactical radio firmware, and guidance system EEPROM applications requiring stable component supply under extended temperature and radiation-hardened conditions.
Supply support for AT28C256E-15DM/883-815 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with leadership in automotive, industrial, and aerospace markets.
The AT28C256 product line delivers radiation-tolerant, high-reliability parallel EEPROMs designed specifically for military and space applications demanding guaranteed operation across extreme thermal and electrical stress conditions.
FAQ
What is the qualified temperature range for AT28C256E-15DM/883-815?
The AT28C256E-15DM/883-815 is fully qualified for operation from –55°C to +125°C per MIL-STD-883, with all electrical parameters tested across this full military temperature range. This includes DC characteristics like standby current (≤300 µA) and AC parameters such as 150 ns read access time, verified at both extremes and mid-range temperatures.
Does AT28C256E-15DM/883-815 support page write operations, and what is the maximum page size?
Yes, AT28C256E-15DM/883-815 supports page write operations with a fixed 64-byte page size. The device uses address bits A6–A14 to define the page boundary, and up to 64 bytes may be loaded sequentially within 150 µs of each other before the internal timer initiates programming - completing in ≤10 ms.
How is write completion detected on AT28C256E-15DM/883-815?
AT28C256E-15DM/883-815 provides two hardware-supported methods: DATA polling on I/O7 (returns complement of last written byte until completion) and toggle-bit detection on I/O6 (toggles between 0 and 1 during write, then stabilizes). Both methods are usable at any point during the write cycle and require no external components.
What packaging and marking format does AT28C256E-15DM/883-815 use?
AT28C256E-15DM/883-815 is supplied in a 32-lead CERDIP package (MIL-STD-1835 D-10 Config A) with glass-sealed construction. Marking includes "AT28C256E" prefix, "15" for 150 ns speed, "DM" for CERDIP, "/883" for MIL-STD-883 qualification, and "-815" denoting specific lot and trace code per Microchip's military date code format YQyywwl.
Is software data protection enabled by default on AT28C256E-15DM/883-815?
No, software data protection (SDP) is disabled by default on AT28C256E-15DM/883-815. It must be explicitly enabled using the three-byte unlock sequence (AAh → 55h → A0h) written to addresses 5555h, 2AAAh, and 5555h respectively. Once enabled, SDP remains active through power cycles until the disable sequence is issued.
AT28C256E-15DM/883-815 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-CerDip
AT28C256E-15DM/883-815 FAQ
1.How can I place an order for AT28C256E-15DM/883-815 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C256E-15DM/883-815 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C256E-15DM/883-815 reliable?
The price and inventory of AT28C256E-15DM/883-815 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C256E-15DM/883-815 is usually 5 days.
3.What payment methods are accepted for AT28C256E-15DM/883-815?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C256E-15DM/883-815 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C256E-15DM/883-815?
AT28C256E-15DM/883-815 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C256E-15DM/883-815 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C256E-15DM/883-815?
For technical support, including AT28C256E-15DM/883-815 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C256E-15DM/883-815 requirements.
6.How does Aetrix verify that AT28C256E-15DM/883-815 is sourced from the original manufacturer or authorized distributors?
All AT28C256E-15DM/883-815 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C256E-15DM/883-815 meets industry standards.
7.What is the process for return or replacement of AT28C256E-15DM/883-815?
All AT28C256E-15DM/883-815 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C256E-15DM/883-815, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C256E-15DM/883-815 part is unused and in its original packaging.
Return procedure for AT28C256E-15DM/883-815:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C256E-15DM/883-815 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
