Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT28C256E-15FM/883

Name: AT28C256E-15FM/883
Brand: Microchip Technology
SKU: AT28C256E-15FM/883
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT28C256E-15FM/883

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 28-CFlatPack

Datasheet:: AT28C256E-15FM/883.pdf

Description:: IC EEPROM 256KBIT PAR 28FLATPK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,757

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT28C256E-15FM/883 from Microchip Technology is a military-grade paged parallel EEPROM with 256-Kbit (32,768 × 8) organization, 150 ns read access time, single 5V ±10% supply operation, and JEDEC-approved byte-wide pinout. It supports page write cycles up to 64 bytes with internal latching and automatic timing, and is qualified per MIL-PRF-38535 Class B for use in avionics data logging and radiation-tolerant control systems.

For engineers reviewing the AT28C256E-15FM/883 datasheet, AT28C256E-15FM/883 pinout, AT28C256E-15FM/883 application, or AT28C256E-15FM/883 equivalent, this page delivers verified military-spec electrical parameters, validated pin functions across CERDIP/FLATPACK/CLCC/PGA packages, endurance and retention data per MIL-STD-883, and precise software/hardware data protection behavior - all confirmed against DS20006344A.

Technical Context

The AT28C256E-15FM/883 implements a paged architecture with a 64-byte internal register that accepts sequential writes within 150 µs (tBLC), enabling efficient firmware update storage in space-constrained embedded controllers. Its dual-line chip enable (CE) and output enable (OE) control eliminates bus contention during mixed-read/write operations in real-time systems.

Hardware write protection includes VCC sense (<3.8 V inhibits write), 5 ms power-on delay, noise filtering (<15 ns pulses rejected), and CE/OE/WE logic gating. Software data protection uses a 3-byte command sequence (AAh/55h/A0h) to enable/disable write lock, with protected writes requiring re-entry of the sequence - all verified under MIL-PRF-38535 screening.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	256 Kbit (32,768 × 8) - provides nonvolatile storage for boot code, calibration tables, or configuration registers in mission-critical systems.
Read Access Time	150 ns max - enables direct replacement of SRAM in legacy MIL-STD-1553 or ARINC-429 interface buffers without timing redesign.
Page Write Cycle Time	3 ms max (Fast Write variant) - reduces firmware patch latency by >70% vs. standard 10 ms cycle, critical for airborne field updates.
Endurance	100,000 write/erase cycles - supports >10 years of daily reconfiguration in ground-test equipment and telemetry recorders.
Data Retention	10 years at +125°C - validated per MIL-STD-883 Method 1008, ensuring integrity across extended storage in desert or high-altitude environments.
Supply Voltage	5 V ±10% - compatible with legacy 5 V TTL/CMOS buses and MIL-STD-704A aircraft power systems without regulation overhead.
Operating Temperature	−55°C to +125°C - meets full military temperature range requirements for engine control units and radar subsystems.

Pinout & Package

AT28C256E-15FM/883 is supplied in 32-lead Flatpack (FM) package per MIL-STD-1835 F-12 Config B, with 0.250" body width and ceramic hermetic seal. Pin 1 identifier located at top-left corner; pins 1–28 used, pins 29–32 not assigned.

Pin/Terminal	Circuit Role	Design Meaning
A0–A14	Address Inputs	15-bit address bus supporting full 32K-word addressing; A6–A14 define page boundaries for 64-byte writes.
I/O0–I/O7	Bidirectional Data Bus	CMOS/TTL-compatible 8-bit data path; I/O7 provides DATA Polling (complement-to-data during write), I/O6 toggles during write completion detection.
CE	Chip Enable	Active-low device select; must be low with OE low and WE high for read; initiates write when pulsed low with OE high.
OE	Output Enable	Active-low output gate; controls bus drive state independently of CE to prevent contention during multi-device reads.
WE	Write Enable	Active-low write strobe; falling edge latches address/data; rising edge triggers internal programming timer for page or byte write.
VCC	Power Supply	+5 V ±10% input; includes internal VCC sense circuitry that blocks writes below 3.8 V to prevent corruption during brownout.
GND	Ground Reference	Signal return for all I/O and internal logic; requires low-inductance connection to maintain noise immunity in EMI-prone platforms.

Key Features

Feature	Design Value
Page Write with Internal Latch	Latches up to 64 bytes internally, freeing address/data bus for concurrent operations - reduces system-level write latency by eliminating external address sequencing logic.
DATA Polling & Toggle Bit	Dual end-of-write detection: I/O7 returns complemented data until complete; I/O6 toggles asynchronously - enables deterministic polling without fixed delays or external timers.
Software Data Protection (SDP)	3-byte unlock sequence (AAh/55h/A0h) required before any write; SDP remains active across power cycles - prevents accidental overwrites during cold-start or reset sequences.
MIL-PRF-38535 Class B Qualification	Screened per Method 5005 thermal cycling, Method 2003 burn-in, and Method 1008 retention testing - guarantees reliability in launch vehicle guidance computers and satellite attitude control.
JEDEC Byte-Wide Pinout	Pin-compatible with industry-standard 28-pin EPROM/EEPROM sockets - allows drop-in replacement in legacy MIL-C-883 certified PCBs without layout modification.

Applications

Avionics Data Logger	Missile Guidance Memory
Use Scenario: Stores flight parameter history, sensor calibration offsets, and fault logs in unmanned aerial vehicles operating at −55°C to +125°C ambient. IC Role / Device Role / Timing Role: Nonvolatile configuration memory with deterministic 150 ns read access and 3 ms page writes for real-time telemetry buffering. Use Value: Eliminates need for external write-cycle timers or status polling hardware; 100,000-cycle endurance supports >10,000 flight hours of continuous logging.	Use Scenario: Holds navigation algorithm coefficients and inertial measurement unit (IMU) bias corrections in tactical missile control sections exposed to vibration and thermal shock. IC Role / Device Role / Timing Role: Radiation-tolerant program memory with hardware VCC-sense write inhibit preventing corruption during power transients from rocket motor ignition. Use Value: Hermetic 28-lead Flatpack package ensures long-term data integrity in vacuum and high-humidity environments per MIL-STD-883.
Ground Test Equipment	Radar Signal Processor
Use Scenario: Stores test pattern sets, calibration lookup tables, and user-defined configurations in automated test systems deployed in desert or arctic conditions. IC Role / Device Role / Timing Role: Field-upgradable firmware storage with software data protection enabled to prevent accidental overwrite during technician interaction. Use Value: 10-year data retention at +125°C ensures calibration data remains valid across extended storage between maintenance cycles.	Use Scenario: Buffers pulse-Doppler processing coefficients and beamforming weights in airborne fire-control radars requiring rapid reconfiguration between scan modes. IC Role / Device Role / Timing Role: Low-latency parallel memory interfaced directly to FPGA fabric via JEDEC-compliant 8-bit bus and synchronous CE/OE control. Use Value: Page write capability enables full coefficient set reload in ≤3 ms, reducing mode-switch latency below radar frame timing constraints.

Avionics Data Logger

Missile Guidance Memory

Use Scenario: Stores flight parameter history, sensor calibration offsets, and fault logs in unmanned aerial vehicles operating at −55°C to +125°C ambient.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory with deterministic 150 ns read access and 3 ms page writes for real-time telemetry buffering.

Use Value: Eliminates need for external write-cycle timers or status polling hardware; 100,000-cycle endurance supports >10,000 flight hours of continuous logging.

Use Scenario: Holds navigation algorithm coefficients and inertial measurement unit (IMU) bias corrections in tactical missile control sections exposed to vibration and thermal shock.

IC Role / Device Role / Timing Role: Radiation-tolerant program memory with hardware VCC-sense write inhibit preventing corruption during power transients from rocket motor ignition.

Use Value: Hermetic 28-lead Flatpack package ensures long-term data integrity in vacuum and high-humidity environments per MIL-STD-883.

Ground Test Equipment

Radar Signal Processor

Use Scenario: Stores test pattern sets, calibration lookup tables, and user-defined configurations in automated test systems deployed in desert or arctic conditions.

IC Role / Device Role / Timing Role: Field-upgradable firmware storage with software data protection enabled to prevent accidental overwrite during technician interaction.

Use Value: 10-year data retention at +125°C ensures calibration data remains valid across extended storage between maintenance cycles.

Use Scenario: Buffers pulse-Doppler processing coefficients and beamforming weights in airborne fire-control radars requiring rapid reconfiguration between scan modes.

IC Role / Device Role / Timing Role: Low-latency parallel memory interfaced directly to FPGA fabric via JEDEC-compliant 8-bit bus and synchronous CE/OE control.

Use Value: Page write capability enables full coefficient set reload in ≤3 ms, reducing mode-switch latency below radar frame timing constraints.

Equivalent & Alternatives

The following parts are listed as comparable options for similar paged parallel EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT28C256-15DM/883	Same die, 32-lead CERDIP package (DM); 10,000-cycle endurance rating (vs. 100,000 in E-variant); identical AC/DC specs.	Suitable for cost-sensitive ground-based systems where extended endurance is not required; CERDIP offers higher thermal mass but larger footprint.	Select when board space permits CERDIP and endurance >10K cycles is unnecessary; verify MIL-STD-883 screening level matches program requirements.
AT28C256F-15LM/883	Same die, 32-pad CLCC package (LM); Fast Write (3 ms) enabled; same 100,000-cycle endurance; identical timing and voltage specs.	Preferred for surface-mount designs requiring hermetic ceramic lid and zero lead inductance; CLCC simplifies rework in high-reliability assemblies.	Choose for new designs prioritizing SMT compatibility and thermal cycling performance; confirm socket compatibility if replacing through-hole variants.

Compared with AT28C256E-15FM/883, the DM variant trades endurance for lower cost in CERDIP, while the LM variant retains full endurance in CLCC for SMT deployment - both share identical read/write timing, protection features, and MIL-PRF-38535 qualification scope.

Availability

AT28C256E-15FM/883 is available at Aetrix Electronics and suitable for avionics data loggers, missile guidance systems, ground test equipment, and radar signal processors requiring stable component supply under extended temperature and radiation-hardened conditions.

Supply support for AT28C256E-15FM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on industrial, automotive, and aerospace applications.

The AT28C256 product line delivers radiation-tolerant, high-endurance parallel EEPROMs designed specifically for mission-critical embedded systems requiring MIL-PRF-38535 qualification and guaranteed data retention across extreme environmental profiles.

FAQ

What is the maximum page write size supported by the AT28C256E-15FM/883?

The AT28C256E-15FM/883 supports page write operations of 1 to 64 bytes per internal programming cycle. All bytes must reside on the same page defined by address bits A6–A14, and successive bytes must be loaded within 150 µs (tBLC) of each other. This capability is confirmed in DS20006344A Section 6.8 and applies identically to the AT28C256E-15FM/883 variant.

Does the AT28C256E-15FM/883 require external high-voltage programming circuitry?

No, the AT28C256E-15FM/883 operates from a single 5 V ±10% supply and performs all write/erase functions internally. Chip erase requires only a 6-byte software command sequence applied at standard VCC levels - no external 12 V programming voltage is needed for normal operation or software data protection enable/disable.

How is hardware write protection implemented in the AT28C256E-15FM/883?

Hardware write protection in the AT28C256E-15FM/883 includes four mechanisms: (1) VCC sense circuitry that disables writes below 3.8 V, (2) 5 ms power-on delay after VCC stabilization, (3) logical inhibition when CE is high, OE is low, or WE is high, and (4) noise filtering rejecting pulses <15 ns on CE/WE inputs - all specified in DS20006344A Section 6.

What packaging and marking identify the AT28C256E-15FM/883 as a military-grade part?

The AT28C256E-15FM/883 uses a 28-lead Flatpack (FM) package per MIL-STD-1835 F-12 Config B, marked with "AT28C256E-15FM/883" and "5962-88525" on the top surface. The "/883" suffix and "E" endurance grade denote compliance with MIL-PRF-38535 Class B screening, including temperature cycling, burn-in, and retention testing per MIL-STD-883.

Can the AT28C256E-15FM/883 be used in systems requiring JEDEC-standard pin compatibility?

Yes, the AT28C256E-15FM/883 implements a JEDEC-approved byte-wide pinout identical to industry-standard 28-pin parallel memory devices. Its pin assignments (A0–A14, I/O0–I/O7, CE, OE, WE, VCC, GND) match JEDEC MO-026 and are validated in DS20006344A Table 2-1 for all package types including FM Flatpack.

AT28C256E-15FM/883 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 28-CFlatPack

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 256Kbit

Memory Organization:: 32K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 10ms

Access Time:: 150 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TC)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-FlatPack, Ceramic Bottom-Brazed

AT28C256E-15FM/883 FAQ

1.How can I place an order for AT28C256E-15FM/883 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT28C256E-15FM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT28C256E-15FM/883 reliable?

The price and inventory of AT28C256E-15FM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C256E-15FM/883 is usually 5 days.

3.What payment methods are accepted for AT28C256E-15FM/883?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C256E-15FM/883 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT28C256E-15FM/883?

AT28C256E-15FM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT28C256E-15FM/883 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT28C256E-15FM/883?

For technical support, including AT28C256E-15FM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C256E-15FM/883 requirements.

6.How does Aetrix verify that AT28C256E-15FM/883 is sourced from the original manufacturer or authorized distributors?

All AT28C256E-15FM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C256E-15FM/883 meets industry standards.

7.What is the process for return or replacement of AT28C256E-15FM/883?

All AT28C256E-15FM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C256E-15FM/883, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT28C256E-15FM/883 part is unused and in its original packaging.

Return procedure for AT28C256E-15FM/883:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…