Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT28C256F-15DM/883-815

Name: AT28C256F-15DM/883-815
Brand: Microchip Technology
SKU: AT28C256F-15DM/883-815
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT28C256F-15DM/883-815

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 28-CDIP (0.600", 15.24mm)

Datasheet:: AT28C256F-15DM/883-815.pdf

Description:: IC EEPROM 256KBIT PAR 28CERDIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,741

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT28C256F-15DM/883-815 from Microchip Technology is a military-grade paged parallel EEPROM with 256-Kbit (32,768 × 8) organization, 150 ns read access time, 3 ms maximum page write cycle, and single 5V ±10% supply operation. It supports hardware/software data protection, DATA polling, and toggle-bit write completion detection for embedded avionics and ruggedized control systems.

For engineers reviewing the AT28C256F-15DM/883-815 datasheet, AT28C256F-15DM/883-815 pinout, AT28C256F-15DM/883-815 application, or AT28C256F-15DM/883-815 equivalent, this page delivers verified military-spec electrical parameters, JEDEC-compliant byte-wide pin mapping, page-write timing constraints, endurance/reliability data, and qualified alternatives for MIL-PRF-38535 Class B and QML-V applications.

Technical Context

The AT28C256F-15DM/883-815 implements a CMOS-based paged architecture with an internal 64-byte latch enabling simultaneous writes of 1–64 bytes per page. Its address decoding uses A0–A14 inputs, with A6–A14 defining the 512-page boundary and A0–A5 selecting individual bytes within each page.

Write completion is confirmed via I/O7 DATA polling (complement-to-data during programming) or I/O6 toggle-bit behavior, both operable at any point during tWC. Hardware protection includes VCC sense (<3.8 V inhibit), 5 ms power-on delay, noise filtering (<15 ns pulse rejection), and CE/OE/WE logic-level write inhibition.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	256 Kbit (32,768 × 8) - fixed byte-wide organization compatible with 8-bit microprocessor buses without data-width translation.
Read Access Time	150 ns max - enables direct replacement of SRAM in legacy MIL-STD-1553 or 80C86-based systems requiring sub-200 ns random access.
Page Write Cycle	3 ms max - reduces firmware update latency by 67% vs. standard 10 ms AT28C256 variants, critical for field-programmable mission-critical firmware patches.
Endurance	10,000 write/erase cycles - validated under MIL-PRF-38535 screening; sufficient for infrequent configuration storage in flight control computers.
Data Retention	10 years at +125°C - meets extended-life requirements for sealed, non-serviceable aerospace modules operating in high-temperature bays.
Supply Voltage	5V ±10% - operates across full military temperature range (−55°C to +125°C) without external regulation or voltage scaling.
Standby Current	300 µA CMOS - enables low-power dormant mode in battery-backed telemetry recorders without compromising wake-up latency.

Pinout & Package

AT28C256F-15DM/883-815 is supplied in a 28-lead CERDIP package (MIL-STD-1835 D-10 Config A, glass-sealed ceramic dual in-line) with 0.600" body width and lead pitch of 0.100". Pin 1 is index-marked; pins 1 and 17 are "Don't Connect" (DC) per CLCC variant compatibility, though unused in CERDIP.

Pin/Terminal	Circuit Role	Design Meaning
A0–A14	Address Inputs	15-bit address bus supporting full 32K-word addressing; A6–A14 define 512-page boundaries for page-write alignment.
I/O0–I/O7	Bidirectional Data Bus	CMOS/TTL-compatible 8-bit data path; I/O7 provides DATA polling status, I/O6 provides toggle-bit confirmation.
CE	Chip Enable	Active-low chip select; must be stable before WE/OE transitions to initiate valid read/write cycles per MIL-STD-883 Method 3015.
OE	Output Enable	Active-low output gate; controls bus contention-outputs enter high-Z when OE or CE is high, per JEDEC-standard byte-wide interface.
WE	Write Enable	Active-low write strobe; initiates byte or page write on falling edge; requires tWP ≥ 100 ns pulse width per AC characterization.
VCC / GND	Power Supply	Single 5V ±10% supply with 300 µA standby current; decoupling required per MIL-STD-1547 for EMI suppression in avionics harnesses.

Key Features

Feature	Design Value
64-byte internal page register	Enables burst programming of up to 64 bytes within 150 µs inter-byte window (tBLC), eliminating CPU wait states during firmware updates.
Hardware write protection	VCC sense + 5 ms power-on delay + noise filtering ensures immunity to brown-out glitches and ESD-induced spurious writes in launch environments.
Software data protection (SDP)	Three-byte unlock sequence (AAh/55h/A0h) prevents accidental writes; remains active through power cycles-no re-enable required after reset.
DATA Polling & Toggle Bit	Dual asynchronous write-complete detection methods allow real-time status monitoring without dedicated interrupt lines or timer polling overhead.
Extended device identification area	64-byte reserved EEPROM block (7FC0h–7FFFh) accessible at 12V on A9 for MIL-STD-130 UID tagging or calibration data storage.

Applications

Avionics Flight Control Memory	Military Radio Configuration Storage
Use Scenario: Storing real-time trim coefficients and sensor calibration tables in fly-by-wire actuator controllers operating at −55°C to +125°C. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to 80C86 derivative processors via parallel bus; replaces battery-backed SRAM with zero maintenance. Use Value: 10-year data retention at +125°C eliminates periodic recalibration; 150 ns access matches processor bus timing without wait states.	Use Scenario: Holding frequency-hopping encryption keys and channel maps in SINCGARS radios subjected to shock/vibe per MIL-STD-810G. IC Role / Device Role / Timing Role: Secure parameter store with software data protection enabled; SDP prevents key corruption during power transients during vehicle ignition. Use Value: 10,000-cycle endurance supports field rekeying over 15+ year service life; 3 ms page write enables rapid crypto-key updates in <50 ms.
Tactical Vehicle Engine Control Unit	Spacecraft Payload Telemetry Buffer
Use Scenario: Logging engine fault codes and operational hours in diesel-electric hybrid drive systems exposed to wide thermal cycling. IC Role / Device Role / Timing Role: Ruggedized event logger using DATA polling to confirm write completion before entering low-power sleep mode. Use Value: 300 µA standby current extends battery runtime during extended idle periods; glass-sealed CERDIP withstands 50 g shock per MIL-STD-883.	Use Scenario: Capturing radiation-hardened telemetry snapshots during eclipse periods where primary power is unavailable. IC Role / Device Role / Timing Role: Low-power nonvolatile buffer storing 32 KB of housekeeping data; powered from backup supercapacitor bank. Use Value: Single 5V supply simplifies power architecture; 10-year retention ensures data integrity across multi-year orbital missions without refresh.

Avionics Flight Control Memory

Military Radio Configuration Storage

Use Scenario: Storing real-time trim coefficients and sensor calibration tables in fly-by-wire actuator controllers operating at −55°C to +125°C.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to 80C86 derivative processors via parallel bus; replaces battery-backed SRAM with zero maintenance.

Use Value: 10-year data retention at +125°C eliminates periodic recalibration; 150 ns access matches processor bus timing without wait states.

Use Scenario: Holding frequency-hopping encryption keys and channel maps in SINCGARS radios subjected to shock/vibe per MIL-STD-810G.

IC Role / Device Role / Timing Role: Secure parameter store with software data protection enabled; SDP prevents key corruption during power transients during vehicle ignition.

Use Value: 10,000-cycle endurance supports field rekeying over 15+ year service life; 3 ms page write enables rapid crypto-key updates in <50 ms.

Tactical Vehicle Engine Control Unit

Spacecraft Payload Telemetry Buffer

Use Scenario: Logging engine fault codes and operational hours in diesel-electric hybrid drive systems exposed to wide thermal cycling.

IC Role / Device Role / Timing Role: Ruggedized event logger using DATA polling to confirm write completion before entering low-power sleep mode.

Use Value: 300 µA standby current extends battery runtime during extended idle periods; glass-sealed CERDIP withstands 50 g shock per MIL-STD-883.

Use Scenario: Capturing radiation-hardened telemetry snapshots during eclipse periods where primary power is unavailable.

IC Role / Device Role / Timing Role: Low-power nonvolatile buffer storing 32 KB of housekeeping data; powered from backup supercapacitor bank.

Use Value: Single 5V supply simplifies power architecture; 10-year retention ensures data integrity across multi-year orbital missions without refresh.

Equivalent & Alternatives

The following parts are listed as comparable options for similar paged parallel EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT28C256-15DM/883	Standard endurance (10K cycles), 10 ms page write, SDP disabled at shipment	Lacks fast 3 ms write; suitable for static configuration storage where update frequency is ≤1/day	Select when cost sensitivity outweighs write-speed requirement and SDP is not needed.
DS2502-E48+T&R	1-Wire serial interface, 1024-bit EPROM (not EEPROM), no write endurance spec, factory-programmed only	Fixed ID storage only; no field reprogramming capability; used for device authentication, not data logging	Choose only for immutable UID tagging; incompatible for firmware/config storage due to interface and rewrite limitations.

Compared with AT28C256F-15DM/883-815, the AT28C256-15DM/883 offers identical pinout and speed but slower write performance and no factory-enabled SDP, while DS2502-E48+T&R is functionally distinct-serial-only, one-time-programmable, and unsuitable for dynamic parameter storage.

Availability

AT28C256F-15DM/883-815 is available at Aetrix Electronics and suitable for avionics flight control units, military radio configuration storage, tactical vehicle engine control units, spacecraft payload telemetry buffers, and other defense electronics requiring stable component supply with full MIL-PRF-38535 Class B qualification.

Supply support for AT28C256F-15DM/883-815 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for industrial, automotive, and aerospace markets.

The AT28C256 product line delivers radiation-tolerant, high-reliability parallel EEPROMs designed specifically for military and space applications requiring extended temperature operation, long-term data retention, and rigorous process screening.

FAQ

What is the maximum page write cycle time for AT28C256F-15DM/883-815?

The AT28C256F-15DM/883-815 has a maximum page write cycle time of 3 ms, as specified in Table 6-4 of the DS20006344A datasheet. This is a key differentiator from standard AT28C256 variants (e.g., AT28C256-15DM/883), which require up to 10 ms. The 3 ms specification applies across the full military temperature range (−55°C to +125°C) and is validated per MIL-STD-883 Method 3015.

Does AT28C256F-15DM/883-815 support software data protection out of the box?

Yes, AT28C256F-15DM/883-815 ships with software data protection (SDP) enabled, as indicated by the "F" suffix in the part number and confirmed in Section 7.1 of DS20006344A. The SDP feature requires a three-byte unlock sequence (AAh → 55h → A0h) before any write operation, preventing inadvertent writes during power-up, brown-out, or noise events.

What package type is used for AT28C256F-15DM/883-815?

AT28C256F-15DM/883-815 is packaged in a 28-lead CERDIP (Ceramic Dual In-line Package) per MIL-STD-1835 D-10 Config A, with glass-sealed construction and 0.600" body width. This package is explicitly listed in the "Packages" section of DS20006344A and marked on the device top-side as "%%DM/883", confirming its military-grade hermetic sealing and screening.

How is write completion detected on AT28C256F-15DM/883-815?

AT28C256F-15DM/883-815 supports two independent, asynchronous write completion detection methods: DATA polling on I/O7 (complement of written data appears until completion) and toggle-bit behavior on I/O6 (repeated reads cause I/O6 to alternate between 0 and 1). Both methods are functional at any time during the write cycle and do not require external timing components.

What is the endurance rating of AT28C256F-15DM/883-815?

The AT28C256F-15DM/883-815 is rated for 10,000 write/erase cycles, as stated in the "Features" section and Table 4-2 of DS20006344A. This endurance level is verified under MIL-PRF-38535 Class B screening conditions and applies across the full operating temperature range (−55°C to +125°C), making it suitable for infrequent but mission-critical firmware or calibration updates.

AT28C256F-15DM/883-815 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 28-CDIP (0.600", 15.24mm)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 256Kbit

Memory Organization:: 32K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 3ms

Access Time:: 150 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TC)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 28-CerDip

AT28C256F-15DM/883-815 FAQ

1.How can I place an order for AT28C256F-15DM/883-815 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT28C256F-15DM/883-815 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT28C256F-15DM/883-815 reliable?

The price and inventory of AT28C256F-15DM/883-815 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C256F-15DM/883-815 is usually 5 days.

3.What payment methods are accepted for AT28C256F-15DM/883-815?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C256F-15DM/883-815 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT28C256F-15DM/883-815?

AT28C256F-15DM/883-815 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT28C256F-15DM/883-815 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT28C256F-15DM/883-815?

For technical support, including AT28C256F-15DM/883-815 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C256F-15DM/883-815 requirements.

6.How does Aetrix verify that AT28C256F-15DM/883-815 is sourced from the original manufacturer or authorized distributors?

All AT28C256F-15DM/883-815 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C256F-15DM/883-815 meets industry standards.

7.What is the process for return or replacement of AT28C256F-15DM/883-815?

All AT28C256F-15DM/883-815 units undergo pre-shipment inspection (PSI). If there is an issue with AT28C256F-15DM/883-815, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT28C256F-15DM/883-815 part is unused and in its original packaging.

Return procedure for AT28C256F-15DM/883-815:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…