My Inquiry
My Account
Microchip Technology AT28C64-15JI
- Part No.:
- AT28C64-15JI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C64-15JI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:2,809
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64-15JI from Atmel is an industrial-grade, 64 Kbit (8K × 8) parallel EEPROM with 150 ns read access time, self-timed byte write (1 ms), and CMOS/TTL-compatible I/O. It features READY/BUSY open-drain output, DATA polling, and operates from 5V ±10% across –40°C to +85°C - used in firmware storage and configuration retention for embedded controllers.
For engineers reviewing the AT28C64-15JI datasheet, AT28C64-15JI pinout, AT28C64-15JI application, or AT28C64-15JI equivalent, this page delivers verified timing specs, JEDEC-standard byte-wide pin mapping, endurance and retention data, and real-world use context for legacy system upgrades and industrial control design.
Technical Context
The AT28C64-15JI implements a parallel EEPROM architecture with internal address/data latching and an autonomous control timer that manages erase-before-write cycles without external timing components. Its dual write-detection methods - RDY/BUSY level signaling and I/O7 data polling - enable deterministic host synchronization during byte programming.
It uses Atmel's nonvolatile floating-gate technology with built-in error correction for extended reliability. The device supports chip clear via 12 V on OE and includes 32 bytes of user-accessible identification memory at addresses 1FE0H–1FFFH, accessible using A9 = 12 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits) - provides sufficient space for boot code, calibration tables, or device configuration in microcontroller-based systems. |
| Read Access Time | 150 ns max - enables direct interface with 8-bit microprocessors running at ≤6 MHz without wait states. |
| Byte Write Time | 1 ms typical - supports reliable field-updatable parameter storage without requiring complex write-state machine logic. |
| Endurance | 10,000 write/erase cycles - suitable for applications requiring infrequent but persistent configuration updates over product lifetime. |
| Data Retention | 10 years at +85°C - ensures long-term validity of stored settings in industrial environments without battery backup. |
| Supply Voltage | 5 V ±10% - compatible with standard TTL/CMOS logic rails and legacy 5 V system designs. |
| Operating Temperature | –40°C to +85°C - certified for use in industrial automation, motor drives, and outdoor instrumentation. |
Pinout & Package
AT28C64-15JI is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC), JEDEC MS-016AE compliant, with pins 1 and 17 designated as "Don't Connect" per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; compatible with Z80, 8051, and 68K family address lines. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; high-impedance when CE or OE is inactive, enabling bus sharing with other peripherals. |
| CE | Chip Enable | Active-low chip select; must be low for read/write access - used for memory-mapped decoding in microprocessor systems. |
| OE | Output Enable | Active-low output control; decouples data bus during standby or when multiple devices share same data lines. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write cycle on falling edge, latching address and data internally. |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; allows wired-OR connection of multiple EEPROMs to single interrupt line for system-level write coordination. |
| VCC / GND | Power Supply | 5 V supply and ground pins - requires local 0.1 µF ceramic bypass capacitor per datasheet layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates need for external write timing circuitry - microprocessor releases address/data bus immediately after WE pulse, improving system throughput. |
| DATA Polling (I/O7) | Enables software-driven write completion detection without dedicated status hardware - reduces BOM count and PCB routing complexity. |
| READY/BUSY output | Provides hardware-level write status signaling - supports real-time interrupt-driven write handling in multitasking RTOS environments. |
| Write protection logic | Three-tier protection (VCC sense, power-on delay, signal-level inhibit) prevents accidental writes during power transitions or noise events. |
| JEDEC byte-wide pinout | Ensures drop-in compatibility with industry-standard SRAM and EPROM sockets - simplifies legacy system redesign and component replacement. |
Applications
| Industrial PLC Configuration Storage | Legacy Microcontroller Bootloader Memory |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory-floor environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via 8-bit parallel bus during power-up and runtime reconfiguration. Use Value: Guarantees parameter persistence across 10+ years of operation at 85°C ambient, eliminating battery-backed SRAM maintenance. |
Use Scenario: Holding bootloader firmware and secure boot keys in 8051- or Z80-based medical instruments where firmware updates occur <10× per product lifecycle. IC Role / Device Role / Timing Role: Primary boot memory mapped into CPU address space; read during reset vector fetch and write during field update mode. Use Value: 150 ns access time eliminates wait states, while 1 ms write time aligns with human-initiated update workflows without timeout risk. |
| Motor Drive Parameter Retention | Test Equipment Calibration Data Storage |
Use Scenario: Saving torque curves, current limits, and encoder offset values in servo drives subject to vibration, EMI, and thermal cycling. IC Role / Device Role / Timing Role: Standalone EEPROM interfaced directly to drive MCU's parallel bus; accessed only during setup or fault recovery. Use Value: 10,000-cycle endurance exceeds expected field recalibration frequency; industrial temp rating matches drive enclosure thermal profile. |
Use Scenario: Archiving calibration coefficients and sensor linearization tables in benchtop multimeters and oscilloscopes requiring NIST-traceable accuracy. IC Role / Device Role / Timing Role: Dedicated calibration memory accessed once per power cycle; write occurs only during lab calibration procedure. Use Value: 10-year data retention ensures calibration validity between annual recalibrations; RDY/BUSY output synchronizes write with test-system controller. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15JI | Enhanced version with improved data retention (20 years) and tighter tACC spec (150 ns guaranteed); same pinout and timing interface. | Preferred for new designs requiring extended archival integrity or higher reliability certification (e.g., MIL-PRF-38535 Class H). | Select AT28C64B-15JI if long-term calibration stability or qualification to extended life standards is required. |
| MX28LV640CBTI-15G | 3.3 V core with 5 V tolerant I/O; 150 ns access; 100K endurance; TSOP-28 package only - no PLCC option. | Suitable for mixed-voltage systems migrating toward lower power, but requires level-shifting or voltage translation for legacy 5 V buses. | Choose MX28LV640CBTI-15G only when redesigning for 3.3 V operation and board space constraints favor TSOP over PLCC. |
Compared with AT28C64-15JI, the AT28C64B-15JI offers longer data retention without changing layout or firmware, while the MX28LV640CBTI-15G enables voltage reduction at the cost of package incompatibility and interface redesign.
Availability
AT28C64-15JI is available at Aetrix Electronics and suitable for industrial control, legacy system repair, and embedded instrumentation requiring stable component supply across extended product lifecycles.
Supply support for AT28C64-15JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.
The AT28C64 series was designed as a pin-compatible, drop-in EEPROM replacement for UV-erasable EPROMs and battery-backed SRAMs in 8-bit microprocessor systems - targeting long-life, maintenance-free configuration storage.
FAQ
What is the maximum operating temperature range for the AT28C64-15JI?
The AT28C64-15JI is rated for industrial temperature operation from –40°C to +85°C. This specification is confirmed in the "DC and AC Operating Range" table on page 4 of the official Atmel datasheet (Rev. 0001H). The device maintains full functionality-including 150 ns read access and 1 ms write timing-across this entire range, making it suitable for deployment in motor drives, factory automation, and outdoor metering equipment where ambient temperatures exceed commercial-grade limits.
Does the AT28C64-15JI support hardware write protection?
Yes, the AT28C64-15JI implements three hardware-based write protection mechanisms: (1) VCC sense circuitry inhibits writes if supply drops below ~3.8 V; (2) a 5 ms internal power-on delay prevents writes until VCC stabilizes; and (3) write cycles are disabled unless CE is low, OE is high, and WE is low simultaneously. These features are documented in the "WRITE PROTECTION" section (page 3) and ensure robust immunity to spurious writes during brown-out or noise events - critical for unattended industrial deployments of the AT28C64-15JI.
Can the AT28C64-15JI be used as a direct replacement for the AT28C64-15JC?
Yes - the AT28C64-15JI and AT28C64-15JC share identical electrical specifications, timing parameters, and JEDEC byte-wide pinout; the only difference is temperature grade (industrial vs. commercial) and package (PLCC vs. PDIP). Both operate at 150 ns max access time and 1 ms write time. Since the AT28C64-15JI meets or exceeds all AC/DC specs of the JC variant across –40°C to +85°C, it functions as a fully compatible upgrade in existing designs where extended temperature range or PLCC mounting is needed.
How does the RDY/BUSY pin function on the AT28C64-15JI?
On the AT28C64-15JI, pin 1 is configured as an open-drain RDY/BUSY output that actively pulls low during byte write cycles and releases (goes high-impedance) upon completion. This allows multiple AT28C64-15JI devices to share a single interrupt line via wired-OR connection. The feature is enabled by default in the PLCC package - unlike the AT28C64X variant where RDY/BUSY is not connected - and is detailed in the "READY/BUSY" section (page 3) of the datasheet as a key timing-synchronization mechanism for the AT28C64-15JI.
What is the endurance rating of the AT28C64-15JI, and how is it validated?
The AT28C64-15JI is specified for 10,000 write/erase cycles, as stated in the "Features" section (page 1) and confirmed in the ordering information table (page 9). This endurance value reflects Atmel's characterization under standard industrial conditions (VCC = 5 V, TA = 25°C to 85°C) and is guaranteed across the full temperature range. The device achieves this via floating-gate oxide engineering and internal error correction logic - distinct from the 100K-cycle AT28C64E variant - ensuring predictable wear-out behavior for applications like calibration storage or firmware patching in the AT28C64-15JI.
AT28C64-15JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C64-15JI FAQ
1.How can I place an order for AT28C64-15JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64-15JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64-15JI reliable?
The price and inventory of AT28C64-15JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64-15JI is usually 5 days.
3.What payment methods are accepted for AT28C64-15JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64-15JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64-15JI?
AT28C64-15JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64-15JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64-15JI?
For technical support, including AT28C64-15JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64-15JI requirements.
6.How does Aetrix verify that AT28C64-15JI is sourced from the original manufacturer or authorized distributors?
All AT28C64-15JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64-15JI meets industry standards.
7.What is the process for return or replacement of AT28C64-15JI?
All AT28C64-15JI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64-15JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64-15JI part is unused and in its original packaging.
Return procedure for AT28C64-15JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64-15JI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
