My Inquiry
My Account
Microchip Technology AT28C64-15TI
- Part No.:
- AT28C64-15TI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-TSSOP (0.465", 11.80mm Width)
- Datasheet:
-
AT28C64-15TI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,696
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64-15TI from Atmel is an industrial-grade, 64 Kbit (8K × 8) parallel EEPROM with 150 ns read access time, self-timed byte write (1 ms), CMOS/TTL-compatible I/O, and JEDEC-standard 28-pin SOIC package. It operates at 5V ±10%, supports READY/BUSY and DATA polling for write completion detection, and delivers 10⁴ write cycles with 10-year data retention - used in firmware storage, configuration memory, and boot code retention in embedded controllers.
For engineers reviewing the AT28C64-15TI datasheet, AT28C64-15TI pinout, AT28C64-15TI application, or AT28C64-15TI equivalent, key selection criteria include industrial temperature range (-40°C to +85°C), 150 ns read timing, RDY/BUSY open-drain output, VCC-sense write protection, and compatibility with microprocessor bus interfaces without external timing logic.
Technical Context
The AT28C64-15TI implements a parallel EEPROM architecture with internal address/data latching and an autonomous control timer that manages erase-before-write sequencing. Its dual-line chip enable (CE) and output enable (OE) logic enables flexible bus arbitration and prevents contention during mixed read/write operations.
Write operation relies on either RDY/BUSY level sensing (pin 1, open-drain) or DATA polling of I/O7, eliminating need for fixed delay loops. VCC sense circuitry inhibits writes below 3.8 V, and a 5 ms power-on delay ensures stable supply before enabling programming - critical for robustness in power-cycled systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits) - sufficient for boot code, calibration tables, or device configuration in 8-bit microcontroller systems. |
| Read Access Time | 150 ns max - compatible with 5–6 MHz Z80, 8051, and 68000-based buses without wait states. |
| Byte Write Time | 1 ms typical - self-timed; frees CPU bus after address/data latch, enabling background processing. |
| Supply Voltage | 5 V ±10% - matches standard TTL/CMOS logic rails; no auxiliary voltage required. |
| Operating Temperature | -40°C to +85°C - qualified for industrial control, automotive body electronics, and factory automation. |
| Endurance & Retention | 10,000 write cycles / 10 years data retention - validated for field-updatable parameter storage with infrequent rewrites. |
| Standby Current | 100 µA (CMOS mode) - enables low-power sleep modes in battery-backed systems. |
Pinout & Package
AT28C64-15TI is supplied in a 28-lead, 0.300" wide plastic SOIC (SOIC-28) package per JEDEC MS-012, with gull-wing leads and standard 1.27 mm pitch. Pin 1 is RDY/BUSY (open-drain); pins 1 and 17 are not connected in PLCC variants but are functional in SOIC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus for 8K-word addressing; TTL/CMOS compatible thresholds. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; supports true read/write without direction control pins. |
| CE | Chip Enable | Active-low chip select; enables device when OE is also low and WE high for reads. |
| OE | Output Enable | Active-low output gate; high-Z state prevents bus contention when deasserted. |
| WE | Write Enable | Active-low write strobe; falling edge latches address, rising edge latches data. |
| RDY/BUSY | Status Output | Open-drain signal pulled low during write; allows wired-OR of multiple devices. |
| VCC, GND | Power Supply | Single 5 V supply; decoupling required within 1 cm for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates external timing components; internal timer handles erase-before-write and verification automatically. |
| DATA Polling (I/O7) | Enables software-driven write completion detection without dedicated status hardware or interrupt lines. |
| VCC sense & power-on delay | Prevents inadvertent writes during brown-out or power ramp-up; no external reset supervisor needed. |
| JEDEC byte-wide pinout | Direct drop-in replacement for SRAM and other parallel EEPROMs in legacy 8-bit designs. |
| Industrial temperature range | Validated operation from -40°C to +85°C - suitable for DIN-rail PLCs, motor drives, and outdoor instrumentation. |
Applications
| Industrial PLC Configuration Storage | Legacy Microcontroller Boot Memory |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8-bit parallel bus during startup and runtime parameter updates. Use Value: 10⁴ endurance supports field recalibration; 100 µA standby current extends backup battery life in mains-failed conditions. |
Use Scenario: Holding boot loader code and hardware initialization vectors for Z80 or 8051-based embedded systems with no flash controller. IC Role / Device Role / Timing Role: Parallel ROM replacement providing 150 ns read access to meet CPU timing without wait states. Use Value: JEDEC pinout allows direct substitution for obsolete 27C64 EPROMs; RDY/BUSY enables deterministic firmware update sequencing. |
| Medical Device Calibration Data | Point-of-Sale Terminal Settings |
Use Scenario: Retaining sensor calibration coefficients and usage logs in portable diagnostic equipment requiring FDA-compliant data integrity. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory with VCC-sense write protection to prevent corruption during power loss. Use Value: 10-year data retention meets medical device shelf-life requirements; 5 V operation simplifies integration with existing 5 V analog front-end supplies. |
Use Scenario: Storing tax rates, language packs, and merchant-specific settings in retail terminals operating across varying ambient temperatures. IC Role / Device Role / Timing Role: Industrial-temperature EEPROM interfaced directly to 80C31 or similar MCU via standard address/data bus. Use Value: -40°C to +85°C rating ensures reliability in unconditioned retail environments; DATA polling avoids adding status GPIO overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15TI | Enhanced revision with improved data retention (20 years) and tighter tACC tolerance (150 ns guaranteed vs. 150 ns max). | Same pinout and timing; preferred for new designs requiring extended lifecycle support. | Select AT28C64B-15TI if long-term obsolescence mitigation and higher retention confidence are required. |
| MX28LV640CT-15G | 3.3 V core with 5 V tolerant I/O; 150 ns read; 5 ms write; no RDY/BUSY pin - uses only DATA polling. | Requires level-shifting for pure 5 V systems; lacks hardware busy signaling for real-time write monitoring. | Choose MX28LV640CT-15G only when migrating toward lower-voltage platforms and accepting software-only polling. |
Compared with AT28C64-15TI, the AT28C64B-15TI offers longer data retention and tighter AC specs without layout changes, while MX28LV640CT-15G trades 5 V simplicity for 3.3 V efficiency and removes RDY/BUSY - making AT28C64-15TI optimal for cost-sensitive, 5 V industrial retrofits where hardware status signaling is essential.
Availability
AT28C64-15TI is available at Aetrix Electronics and suitable for industrial control systems, legacy microcontroller upgrades, and medical device calibration storage requiring stable component supply across extended product lifecycles.
Supply support for AT28C64-15TI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs.
The AT28C64 series was designed as a pin-compatible, low-power EEPROM replacement for UV-erasable EPROMs in 8-bit embedded systems - emphasizing ease of migration, industrial reliability, and microprocessor bus transparency.
FAQ
What is the maximum operating temperature range for the AT28C64-15TI?
The AT28C64-15TI is rated for industrial temperature operation from -40°C to +85°C. This specification is verified per the manufacturer's DC and AC operating range table and applies specifically to the TI suffix variant (industrial temperature, SOIC package). The device maintains full functionality-including 150 ns read access and 1 ms write timing-across this entire range without derating.
Does the AT28C64-15TI require an external high-voltage supply for programming?
No, the AT28C64-15TI operates entirely from a single 5 V ±10% supply and does not require external high-voltage programming. All write and chip erase functions use internal charge pumps. The 12 V requirement referenced in the datasheet applies only to optional features like CHIP CLEAR or device identification memory access-not to standard byte writes.
Can the AT28C64-15TI be used as a direct replacement for the AT28C64-15JC in a PLCC socket?
No - the AT28C64-15TI uses a 28-lead SOIC package, while the AT28C64-15JC uses a 32-lead PLCC package. They differ in pin count, physical footprint, and pinout. Although both share identical electrical specifications and timing, mechanical incompatibility prevents direct socket replacement without PCB redesign.
How does write protection work on the AT28C64-15TI?
The AT28C64-15TI implements three-tiered write protection: (1) VCC sense disables writes if supply drops below ~3.8 V; (2) a 5 ms internal power-on delay prevents writes until VCC stabilizes; and (3) hardware-level inhibition by holding CE high, OE low, or WE high. These mechanisms operate independently and concurrently to prevent spurious writes during power transients.
Is RDY/BUSY functionality available on all AT28C64-15TI units?
Yes - the AT28C64-15TI (SOIC package) includes a functional RDY/BUSY output on pin 1, configured as an open-drain driver. This differs from the AT28C64X variant, where pin 1 is NC. The RDY/BUSY signal goes low at write initiation and releases upon completion, enabling hardware-synchronized firmware updates without polling overhead.
AT28C64-15TI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-TSSOP (0.465", 11.80mm Width)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSOP
AT28C64-15TI FAQ
1.How can I place an order for AT28C64-15TI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64-15TI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64-15TI reliable?
The price and inventory of AT28C64-15TI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64-15TI is usually 5 days.
3.What payment methods are accepted for AT28C64-15TI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64-15TI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64-15TI?
AT28C64-15TI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64-15TI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64-15TI?
For technical support, including AT28C64-15TI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64-15TI requirements.
6.How does Aetrix verify that AT28C64-15TI is sourced from the original manufacturer or authorized distributors?
All AT28C64-15TI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64-15TI meets industry standards.
7.What is the process for return or replacement of AT28C64-15TI?
All AT28C64-15TI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64-15TI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64-15TI part is unused and in its original packaging.
Return procedure for AT28C64-15TI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64-15TI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
