My Inquiry
My Account
Microchip Technology AT28C64B-15SU-T
- Part No.:
- AT28C64B-15SU-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT28C64B-15SU-T.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,926
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64B-15SU-T from Microchip Technology (formerly Atmel) is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 10 ms page write cycle, and hardware/software data protection. It operates on single 5V ±10% supply and supports industrial temperature range (–40°C to +85°C) for embedded system configuration storage and firmware parameter retention.
For engineers reviewing the AT28C64B-15SU-T datasheet, AT28C64B-15SU-T pinout, AT28C64B-15SU-T application, or AT28C64B-15SU-T equivalent, key selection criteria include verified page-write timing (10 ms max), DATA polling/toggle-bit write completion detection, CMOS/TTL I/O compatibility, VCC sense write inhibit, and green (Pb/halide-free) SOIC-28 packaging.
Technical Context
The AT28C64B-15SU-T implements a parallel interface with independent CE/OE/WE control logic enabling SRAM-like read/write operation without external timing circuitry. Its internal 64-byte page register latches address and data during page writes, freeing the bus after initiation while the device autonomously executes internal programming using a precision timer.
Write completion is confirmed via dual methods: DATA polling (I/O7 complement-to-data behavior) and toggle-bit detection (I/O6 toggling until write ends). Hardware protection includes VCC sense (<3.8 V inhibits write), 5 ms power-on delay, noise filtering (<15 ns pulses ignored), and CE/OE/WE state-dependent write inhibition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8) - supports full system configuration storage in legacy 8-bit microcontroller designs |
| Read Access Time | 150 ns - enables direct replacement of fast SRAM in boot code or lookup table applications |
| Page Write Cycle | 10 ms maximum - reduces firmware update latency vs. byte-by-byte writes; supports up to 64 bytes per cycle |
| VCC Supply | 5V ±10% - compatible with legacy 5V logic families without level-shifting circuitry |
| Active Current | 40 mA - allows stable operation under sustained read bursts without thermal derating |
| Standby Current | 100 µA CMOS - enables low-power retention in battery-backed systems |
| Endurance | 100,000 write/erase cycles - sufficient for field-upgradable calibration data logging over 10+ years |
| Data Retention | 10 years at 85°C - validated for industrial deployments in uncontrolled thermal environments |
Pinout & Package
AT28C64B-15SU-T is packaged in a 28-lead, 0.300" wide plastic gull-wing small outline (SOIC) compliant with JEDEC MS-013 and RoHS/Pb-free requirements. Pin 1 is marked by a notch or dot; package dimensions: 17.7–18.1 mm × 7.4–7.6 mm × 2.35–2.65 mm height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; A6–A12 define page boundaries for 64-byte page writes |
| I/O0–I/O7 | Bidirectional Data Bus | CMOS/TTL-compatible 8-bit data path; I/O7 used for DATA polling, I/O6 for toggle-bit detection |
| CE | Chip Enable | Active-low chip select; must be low with OE low and WE high for read; write inhibited if high |
| OE | Output Enable | Active-low output control; places I/O pins in high-Z when high; required high during write cycles |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; write inhibited if high or if CE high or OE low |
| VCC | Power Supply | +5V ±10% supply; internal VCC sense disables write below ~3.8 V |
| GND | Ground | Reference for all inputs/outputs; decoupling capacitor required within 10 mm of VCC/GND pins |
| NC | No Connect | Pins 1, 27, and 28 in SOIC-28 are unconnected; must remain floating per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Page Write | Latches up to 64 bytes internally, freeing address/data bus immediately after initiation-enables concurrent host CPU operations |
| DATA Polling & Toggle Bit | Dual, non-blocking write completion detection methods eliminate need for fixed delays or external timers |
| Hardware Write Protection | VCC sense, 5 ms power-on delay, and noise filtering prevent spurious writes during power ramp or EMI events |
| Software Data Protection (SDP) | User-configurable 3-byte unlock sequence (AAh/55h/A0h) enables selective write-enable per memory region |
| Device Identification Area | Extra 64-byte EEPROM block (1FC0h–1FFFh) accessible via 12V on A9-supports unique unit serialization or revision tracking |
| Green Packaging | Pb/halide-free SOIC-28 meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 3 |
Applications
| Industrial PLC Configuration Storage | Legacy Automotive ECU Calibration Tables |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-up and runtime reconfiguration; reads occur at 5 MHz bus speed with 150 ns tACC. Use Value: Eliminates battery-backed SRAM; 10-year data retention ensures parameter integrity across maintenance cycles without recalibration. | Use Scenario: Holding engine timing maps, fuel trim offsets, and sensor compensation coefficients in pre-OBD-II automotive control units. IC Role / Device Role / Timing Role: Parallel EEPROM interfaced directly to 8051-family MCUs; page writes update calibration tables during dealer reprogramming sessions. Use Value: 100,000-cycle endurance supports repeated field updates; hardware VCC-sense prevents corruption during vehicle cranking voltage dips. |
| Medical Device Setup Profiles | Point-of-Sale Terminal Firmware Parameters |
Use Scenario: Saving user-selectable therapy modes, dose limits, and alarm sensitivity settings in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure configuration store with software data protection enabled; SDP unlock sequence prevents accidental overwrite during clinical use. Use Value: Dual protection (hardware + software) meets IEC 62304 Class B safety requirements; 100 µA standby current extends battery life in portable units. | Use Scenario: Storing tax rate tables, receipt formatting rules, and peripheral driver versions in embedded POS terminals operating 24/7 in retail environments. IC Role / Device Role / Timing Role: System-level NVM for field-upgradable operational parameters; accessed via ISA-style parallel bus on x86-compatible SBCs. Use Value: JEDEC-standard pinout ensures drop-in compatibility with legacy designs; 150 ns access time avoids bus wait states in high-throughput transaction processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15PU | Same die, PDIP-28 package; 0.600" width; higher thermal resistance (θJA = 70°C/W vs. 55°C/W for SOIC) | Suitable for prototyping or through-hole PCBs; not recommended for high-density or thermally constrained layouts | Select only when manual assembly or socket-based testing is required; SOIC-28 offers superior thermal performance and board space efficiency |
| AT28HC64B-15SU | Enhanced version with 2 ms page write option; identical pinout, voltage, and timing except tWC | Enables faster firmware updates in production programming; requires verification of host timing margins for 2 ms mode | Choose when write throughput is critical and host controller supports variable tWC; otherwise, AT28C64B-15SU-T provides proven stability at standard 10 ms timing |
Compared with AT28C64B-15PU, AT28C64B-15SU-T delivers lower thermal impedance and smaller footprint for volume production; versus AT28HC64B-15SU, it guarantees 10 ms page write timing without requiring host-side mode configuration, simplifying qualification in safety-critical systems.
Availability
AT28C64B-15SU-T is available at Aetrix Electronics and suitable for industrial PLC configuration storage, legacy automotive ECU calibration tables, and medical device setup profiles requiring stable component supply, long-term lifecycle support, and RoHS-compliant green packaging.
Supply support for AT28C64B-15SU-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT28C64B family.
The AT28C64B series was designed as a drop-in SRAM-replacement EEPROM for legacy 8-bit embedded systems requiring reliable, low-power, parallel-interface nonvolatile storage with robust write protection.
FAQ
What is the maximum page write cycle time for AT28C64B-15SU-T?
The maximum page write cycle time for AT28C64B-15SU-T is 10 ms, as specified in the official Atmel/Microchip datasheet (document 0270L–PEEPR–2/09). This value applies to the standard version; an optional 2 ms variant exists under the AT28HC64B designation but is not applicable to the AT28C64B-15SU-T part number.
Does AT28C64B-15SU-T support both hardware and software data protection?
Yes, AT28C64B-15SU-T implements dual-layer protection: hardware features include VCC sensing (<3.8 V inhibits writes), 5 ms power-on delay, and noise filtering on WE/CE inputs; software data protection (SDP) is enabled via a three-byte unlock sequence (AAh/55h/A0h) written to specific addresses, and remains active across power cycles until explicitly disabled.
What package type is used for AT28C64B-15SU-T?
AT28C64B-15SU-T uses a 28-lead plastic gull-wing small outline (SOIC) package, 0.300" wide, with Pb/halide-free construction per JEDEC MS-013. Pin 1 is identified by a notch or dot; dimensions are 17.7–18.1 mm × 7.4–7.6 mm × 2.35–2.65 mm height.
How is write completion detected on AT28C64B-15SU-T?
AT28C64B-15SU-T supports two independent, real-time write completion detection methods: DATA polling (monitoring I/O7 for complement-to-data behavior) and toggle-bit detection (observing I/O6 toggling until write ends). Both methods allow host software to avoid fixed delays and optimize bus utilization.
Is AT28C64B-15SU-T compatible with TTL and CMOS logic levels?
Yes, AT28C64B-15SU-T features CMOS and TTL compatible inputs and outputs. Input thresholds meet VIH ≥ 2.0 V and VIL ≤ 0.8 V; output drive capability satisfies VOL ≤ 0.4 V at 2.1 mA sink and VOH ≥ 2.4 V at 400 µA source, ensuring interoperability with both logic families without level shifters.
AT28C64B-15SU-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT28C64B-15SU-T FAQ
1.How can I place an order for AT28C64B-15SU-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64B-15SU-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64B-15SU-T reliable?
The price and inventory of AT28C64B-15SU-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64B-15SU-T is usually 5 days.
3.What payment methods are accepted for AT28C64B-15SU-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64B-15SU-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64B-15SU-T?
AT28C64B-15SU-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64B-15SU-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64B-15SU-T?
For technical support, including AT28C64B-15SU-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64B-15SU-T requirements.
6.How does Aetrix verify that AT28C64B-15SU-T is sourced from the original manufacturer or authorized distributors?
All AT28C64B-15SU-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64B-15SU-T meets industry standards.
7.What is the process for return or replacement of AT28C64B-15SU-T?
All AT28C64B-15SU-T units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64B-15SU-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64B-15SU-T part is unused and in its original packaging.
Return procedure for AT28C64B-15SU-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64B-15SU-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
