My Inquiry
My Account
Microchip Technology AT28C64B-15TI
- Part No.:
- AT28C64B-15TI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-TSSOP (0.465", 11.80mm Width)
- Datasheet:
-
AT28C64B-15TI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,771
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64B-15TI from Atmel is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, single 5 V ±10% supply, and hardware/software data protection-used in industrial control firmware storage, BIOS configuration backup, and embedded system parameter retention.
For engineers reviewing the AT28C64B-15TI datasheet, AT28C64B-15TI pinout, AT28C64B-15TI application, or AT28C64B-15TI equivalent, key selection considerations include page write timing (10 ms max), CMOS standby current (100 µA), DATA polling/Toggle Bit end-of-write detection, and industrial temperature range (–40°C to +85°C).
Technical Context
The AT28C64B-15TI operates as a static RAM-compatible nonvolatile memory: reads require CE and OE low with WE high; writes initiate on falling edge of CE or WE, latching address and data internally. Its 64-byte page register enables burst loading of 1–64 bytes within 150 µs per byte (tBLC), with automatic internal programming timing.
End-of-write detection uses dual methods: DATA polling (I/O7 complement toggles until completion) and Toggle Bit (I/O6 toggles during write). Hardware protection includes VCC sense (<3.8 V inhibits write), 5 ms power-on delay, noise filtering (<15 ns pulses ignored), and CE/OE/WE state locking.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits) - supports full system configuration storage without external addressing logic |
| Read Access Time | 150 ns - enables direct replacement for SRAM in legacy 8-bit bus systems with no wait-state insertion |
| Page Write Cycle | 10 ms maximum - allows efficient firmware patching with up to 64 bytes written per cycle |
| Supply Voltage | 5 V ±10% - compatible with standard TTL/CMOS logic rails and eliminates need for auxiliary voltage regulators |
| Standby Current | 100 µA (CMOS) - reduces power budget in battery-backed or energy-sensitive industrial nodes |
| Data Retention | 10 years - ensures long-term reliability for unattended equipment like remote sensors or PLC modules |
| Endurance | 100,000 write cycles - supports frequent calibration or logging updates in test instrumentation |
Pinout & Package
AT28C64B-15TI is available in 28-lead TSOP (28T) package, JEDEC-compliant, with 300-mil body width and gull-wing leads. Pin 1 is marked by notch or beveled corner; pins 1–14 and 15–28 are arranged top-view counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; A6–A12 define page boundaries for page write |
| I/O0–I/O7 | Bidirectional Data Bus | True bidirectional interface-no separate DQ/DIN lines; supports byte-level read/write without direction control |
| CE | Chip Enable | Active-low chip select; must be low for any access; high-Z output when asserted high |
| OE | Output Enable | Active-low output gate; controls data bus drive only-does not affect internal write state |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; used with CE for robust write initiation |
| VCC | Power Supply | +5 V ±10% supply input; powers core logic and memory array; decoupling required at pin |
| GND | Ground Reference | Signal and power return; must be low-impedance connection to minimize noise coupling into I/O lines |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Operation | Writes 1–64 bytes in one internal cycle-reduces host CPU overhead and bus occupancy vs. byte-by-byte writes |
| DATA Polling & Toggle Bit | Dual asynchronous end-of-write detection-eliminates fixed delays and enables deterministic firmware flow control |
| Software Data Protection (SDP) | User-configurable lock via 3-byte command sequence-prevents accidental writes during power transitions or debug sessions |
| Hardware Write Inhibit | VCC sense + 5 ms power-up delay + noise filtering-ensures immunity to brown-out and EMI-induced spurious writes |
| Device Identification Area | 64-byte reserved sector (1FC0H–1FFFH) accessible at 12 V-enables unique serialization or calibration data storage |
Applications
| Industrial PLC Configuration Storage | Legacy BIOS Parameter Backup |
|---|---|
Use Scenario: Storing user-defined I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration register-retains settings across AC power loss and cold restarts; accessed via 8-bit parallel bus during boot or runtime reconfiguration. Use Value: Eliminates need for battery-backed SRAM; 100,000-cycle endurance supports field recalibration every 8 hours over 27 years. | Use Scenario: Preserving CMOS setup values (boot order, clock source, peripheral enable) in x86-based industrial motherboards where flash update risk is unacceptable. IC Role / Device Role / Timing Role: Shadow configuration store-read at POST, updated only during safe maintenance windows; isolated from main BIOS flash to prevent corruption cascades. Use Value: 150 ns access matches ISA bus timing; software data protection prevents inadvertent overwrite during OS-level utilities. |
| Embedded Instrument Calibration Memory | Point-of-Sale Terminal Firmware Patch Storage |
Use Scenario: Holding sensor offset/gain coefficients and linearity correction tables in portable multimeters and oscilloscopes requiring NIST-traceable calibration. IC Role / Device Role / Timing Role: Calibration data repository-accessed on power-up and during self-test; write-protected except during certified calibration lab procedures. Use Value: 10-year data retention ensures calibration validity between annual recalibrations; 12 V identification area stores serial number and calibration date. | Use Scenario: Storing minor firmware patches (e.g., tax rate updates, receipt format changes) in retail terminals where full flash reprogramming requires downtime. IC Role / Device Role / Timing Role: Incremental code update buffer-loaded via RS-232 during off-hours; executed on next cold boot without interrupting transaction processing. Use Value: Page write capability enables atomic 64-byte patch injection; industrial temp rating ensures operation in uncontrolled retail environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECB90N6 | 64 Mbit density, 90 ns access, 3.3 V supply only - no 5 V compatibility | Requires level-shifting in 5 V systems; higher density unnecessary for configuration storage | Select only if migrating to 3.3 V architecture and needing larger capacity |
| Microchip 28C64B-15I/P | Same 64 Kbit, 150 ns, 5 V spec; PDIP package instead of TSOP - different footprint and thermal profile | Compatible functionally but requires PCB redesign; lacks TSOP's space efficiency for compact designs | Choose for through-hole prototyping or legacy board repair where TSOP isn't supported |
Compared with ST M28W640ECB90N6 and Microchip 28C64B-15I/P, the AT28C64B-15TI uniquely delivers industrial-temp-rated 5 V operation in a surface-mount TSOP package with proven page-write reliability-making it optimal for cost-sensitive, space-constrained industrial upgrades.
Availability
AT28C64B-15TI is available at Aetrix Electronics and suitable for industrial PLC configuration storage, legacy BIOS parameter backup, and embedded instrument calibration memory requiring stable component supply across extended product lifecycles.
Supply support for AT28C64B-15TI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) designed high-reliability nonvolatile memory and microcontroller solutions for industrial, automotive, and communications markets before its 2016 acquisition.
The AT28C64B belongs to Atmel's parallel EEPROM product line, engineered for drop-in SRAM replacement in legacy 8-bit systems requiring field-updatable, battery-free nonvolatile storage with deterministic write timing.
FAQ
What is the maximum page write cycle time for AT28C64B-15TI?
The AT28C64B-15TI has a maximum page write cycle time of 10 ms under standard operation. An optional 2 ms version exists (AT28C64B-15TI-2MS), but the standard AT28C64B-15TI shipped by Aetrix Electronics uses the 10 ms specification. This timing is internally controlled and does not require external clocking or polling during the write period.
Does AT28C64B-15TI support both hardware and software write protection?
Yes, AT28C64B-15TI implements dual-layer protection: hardware features include VCC sensing (<3.8 V disables writes), 5 ms power-on delay, and noise filtering on CE/WE inputs; software protection is enabled via a three-byte command sequence (AAh→55h→A0h) written to specific addresses. Both mechanisms operate independently and can be used together for critical applications.
What package type is used for AT28C64B-15TI?
AT28C64B-15TI uses the 28-lead Plastic Thin Small Outline Package (TSOP), designated as package code "28T" per Atmel's ordering information. It features a 300-mil body width, gull-wing leads, and JEDEC MS-013 compliance-optimized for automated SMT assembly and space-constrained industrial PCBs.
Can AT28C64B-15TI be used in place of standard SRAM without circuit modification?
Yes, AT28C64B-15TI is designed for SRAM-compatible read operation: CE and OE low with WE high asserts data on I/O0–I/O7, matching standard SRAM timing. However, write cycles differ-AT28C64B-15TI requires proper WE/CE sequencing and end-of-write detection (DATA polling or Toggle Bit), so firmware must be adapted to handle non-volatile write latency.
What is the purpose of the 12 V programming voltage on AT28C64B-15TI?
The 12 V ±0.5 V voltage applied to A9 enables access to the 64-byte device identification area (1FC0H–1FFFH) for writing unique serial numbers or calibration data. This voltage is not used for main array programming-standard 5 V writes suffice for all user memory. The 12 V path is isolated and only active when A9 is driven to that level during dedicated ID-sector operations.
AT28C64B-15TI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-TSSOP (0.465", 11.80mm Width)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSOP
AT28C64B-15TI FAQ
1.How can I place an order for AT28C64B-15TI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64B-15TI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64B-15TI reliable?
The price and inventory of AT28C64B-15TI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64B-15TI is usually 5 days.
3.What payment methods are accepted for AT28C64B-15TI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64B-15TI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64B-15TI?
AT28C64B-15TI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64B-15TI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64B-15TI?
For technical support, including AT28C64B-15TI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64B-15TI requirements.
6.How does Aetrix verify that AT28C64B-15TI is sourced from the original manufacturer or authorized distributors?
All AT28C64B-15TI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64B-15TI meets industry standards.
7.What is the process for return or replacement of AT28C64B-15TI?
All AT28C64B-15TI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64B-15TI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64B-15TI part is unused and in its original packaging.
Return procedure for AT28C64B-15TI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64B-15TI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
