My Inquiry
My Account
Microchip Technology AT28C64E-12JC
- Part No.:
- AT28C64E-12JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C64E-12JC.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,158
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64E-12JC from Atmel is a 64 Kbit (8K × 8) parallel EEPROM with 120 ns read access time, 200 µs fast byte write capability, and JEDEC-standard 28-pin PLCC-32 package. It operates at 5V ±10%, supports both commercial temperature range (0°C to 70°C), and features READY/BUSY signaling and DATA polling for embedded microcontroller-based firmware storage in industrial control modules.
For engineers reviewing the AT28C64E-12JC datasheet, AT28C64E-12JC pinout, AT28C64E-12JC application, or AT28C64E-12JC equivalent, this device serves as a drop-in nonvolatile memory replacement for legacy SRAM+battery-backed or EPROM-based boot code storage where byte-level reprogrammability, low standby current (100 µA), and direct MPU interface without external timing logic are required.
Technical Context
The AT28C64E-12JC implements a self-timed byte write cycle using internal address/data latches and a control timer, eliminating external write pulse generation. Its RDY/BUSY open-drain output and I/O7 data polling provide two hardware- and software-compatible methods to detect write completion.
It integrates VCC sense (write inhibit below 3.8 V), 5 ms power-on delay, and triple-input write inhibit (CE high / OE low / WE high) for robust inadvertent-write protection. The device also includes 32 bytes of user-accessible identification EEPROM at addresses 1FE0H–1FFFH via A9 = 12 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), directly addressable via A0–A12 without bank switching |
| Read Access Time | 120 ns - enables real-time execution from memory in 8-bit MCU systems with ≤8 MHz bus clocks |
| Byte Write Time | 200 µs maximum - allows full 8K-byte rewrite in ≤1.6 seconds for field firmware updates |
| Supply Voltage | 5 V ±10% - compatible with standard TTL/CMOS logic rails and legacy 5 V industrial controllers |
| Standby Current | 100 µA CMOS - supports low-power sleep modes in battery-backed or energy-constrained systems |
| Endurance | 100,000 write/erase cycles - suitable for configuration storage with frequent parameter updates |
| Data Retention | 10 years at 85°C - validated for long-term deployment in unattended industrial equipment |
Pinout & Package
AT28C64E-12JC uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package per JEDEC MS-016AE, with pins 1 and 17 designated "Don't Connect" (DC). Pin 1 is RDY/BUSY (open-drain); pin 17 is NC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word decoding; no external address latch needed |
| I/O0–I/O7 | Bidirectional Data Bus | True 8-bit parallel interface; supports read/write without direction control pins |
| CE | Chip Enable | Active-low chip select; enables device when low and disables outputs to high-Z when high |
| OE | Output Enable | Active-low read strobe; used with CE to prevent bus contention during multi-device sharing |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write on falling edge with data latched on rising edge |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high at completion; supports wired-OR of multiple devices |
| VCC, GND | Power Supply | Single 5 V supply; decoupling capacitor required within 1 cm of pins 16 (VCC) and 32 (GND) |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates need for external write pulse generators or timing circuits - reduces BOM count and layout complexity |
| Dual write-completion detection | Hardware (RDY/BUSY) and software (I/O7 data polling) options - increases system design flexibility and debug visibility |
| VCC-sense write protection | Automatically blocks writes if VCC drops below 3.8 V - prevents corruption during brown-out or power ramp-up |
| JEDEC-standard pinout | Direct replacement for industry-standard 28-pin parallel EEPROMs and EPROMs - simplifies migration and second-sourcing |
| User identification memory | 32 bytes accessible at 1FE0H–1FFFH via 12 V on A9 - enables unique device serialization or calibration data storage |
Applications
| Industrial PLC Configuration Storage | Legacy Embedded System Boot Code |
|---|---|
Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers with no battery backup. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8-bit parallel bus during startup and runtime parameter updates. Use Value: 100,000-cycle endurance ensures reliable field reconfiguration over 10+ years; 100 µA standby current minimizes auxiliary power draw. |
Use Scenario: Holding boot firmware for 8051- or Z80-based medical analyzers where ROM replacement is impractical. IC Role / Device Role / Timing Role: Executable code storage with 120 ns read access enabling zero-wait-state operation at 8 MHz system clock. Use Value: Fast 200 µs byte writes allow in-field firmware patches without full device reprogramming or downtime. |
| Point-of-Sale Terminal Settings | Test Equipment Calibration Data |
Use Scenario: Preserving tax rate tables, receipt formatting rules, and language packs across power cycles in retail terminals. IC Role / Device Role / Timing Role: Parameter EEPROM interfaced directly to microcontroller's data/address bus with no glue logic. Use Value: JEDEC pin compatibility enables drop-in replacement of obsolete 28C64 variants; 5 V tolerance matches legacy 5 V system rails. |
Use Scenario: Storing factory-calibrated ADC offset/gain coefficients and sensor linearization tables in benchtop multimeters. IC Role / Device Role / Timing Role: High-reliability nonvolatile storage accessed only during calibration or power-up initialization. Use Value: 10-year data retention at 85°C guarantees accuracy stability in warm lab environments; RDY/BUSY signal synchronizes calibration writes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-12JC | Slower 1 ms byte write; 10K endurance; same pinout and voltage specs | Lower-cost option where infrequent updates suffice (e.g., static configuration) | Select when write speed and endurance requirements are relaxed to reduce cost |
| MX28LV640C-12JC | Same 120 ns read, 200 µs write, and PLCC-32 package; manufactured by Macronix | Identical functional behavior and timing; qualified for extended temperature range (-40°C to +85°C) | Preferred for new designs requiring dual-source availability and industrial temp support |
Compared with AT28C64B-12JC, the AT28C64E-12JC delivers 5× faster writes and 10× higher endurance - critical for dynamic configuration storage. Against MX28LV640C-12JC, it shares identical performance but differs in manufacturer qualification scope and lifecycle roadmap.
Availability
AT28C64E-12JC is available at Aetrix Electronics and suitable for industrial PLCs, legacy embedded boot systems, and point-of-sale terminals requiring stable component supply, long-term obsolescence management, and guaranteed traceable sourcing.
Supply support for AT28C64E-12JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.
The AT28C64E-12JC belongs to Atmel's parallel EEPROM product line, designed specifically to replace UV-erasable EPROMs and battery-backed SRAMs in 5 V embedded systems requiring field-upgradable, byte-rewritable nonvolatile storage.
FAQ
What is the maximum operating temperature range for the AT28C64E-12JC?
The AT28C64E-12JC is rated for the commercial temperature range of 0°C to +70°C. Its ordering code suffix "JC" explicitly denotes the commercial grade; industrial-grade variants (e.g., AT28C64E-12JI) support –40°C to +85°C. This specification is confirmed in the DC and AC Operating Range table on page 4 of the official Atmel datasheet.
Does the AT28C64E-12JC require an external high-voltage supply for programming?
No, the AT28C64E-12JC performs all byte writes using only the standard 5 V supply - no external 12 V programming voltage is needed during normal operation. A 12 V pulse on A9 is required only for accessing the 32-byte device identification area, not for main array writes. Standard byte writes use internal charge pumps and self-timed logic.
How does the RDY/BUSY pin function on the AT28C64E-12JC?
On the AT28C64E-12JC, pin 1 is an open-drain RDY/BUSY output that is actively pulled low during any byte write or chip erase operation and released (high-impedance) upon completion. It supports wired-OR connection with other devices and requires an external pull-up resistor. This behavior is documented in the "READY/BUSY" section on page 3 of the datasheet.
Can the AT28C64E-12JC be used as a direct replacement for the AT28C64-12JC?
Yes, the AT28C64E-12JC is pin-compatible and functionally identical to the AT28C64-12JC in read mode and electrical interface, but offers enhanced write performance: 200 µs vs. 1 ms byte write time and 100,000 vs. 10,000 endurance cycles. All timing, voltage, and pinout specifications remain unchanged, making it a drop-in upgrade.
What package type does the AT28C64E-12JC use, and are pins 1 and 17 connected?
The AT28C64E-12JC uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package (JEDEC MS-016AE). Per the Pin Configurations diagram on page 2 and Packaging Information on page 11, pins 1 and 17 are designated "Don't Connect" (DC) - they must remain unconnected in the PCB layout and should not be tied to VCC, GND, or any signal.
AT28C64E-12JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C64E-12JC FAQ
1.How can I place an order for AT28C64E-12JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64E-12JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64E-12JC reliable?
The price and inventory of AT28C64E-12JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64E-12JC is usually 5 days.
3.What payment methods are accepted for AT28C64E-12JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64E-12JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64E-12JC?
AT28C64E-12JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64E-12JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64E-12JC?
For technical support, including AT28C64E-12JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64E-12JC requirements.
6.How does Aetrix verify that AT28C64E-12JC is sourced from the original manufacturer or authorized distributors?
All AT28C64E-12JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64E-12JC meets industry standards.
7.What is the process for return or replacement of AT28C64E-12JC?
All AT28C64E-12JC units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64E-12JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64E-12JC part is unused and in its original packaging.
Return procedure for AT28C64E-12JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64E-12JC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
