My Inquiry
My Account
Microchip Technology AT28C64E-12JU
- Part No.:
- AT28C64E-12JU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C64E-12JU.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:1,073
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64E-12JU from Microchip Technology (formerly Atmel) is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 120 ns read access time, 200 µs byte write cycle, and industrial temperature range (–40°C to +85°C), used for nonvolatile firmware storage and configuration data retention in microcontroller-based systems.
For engineers reviewing the AT28C64E-12JU datasheet, AT28C64E-12JU pinout, AT28C64E-12JU application, or AT28C64E-12JU equivalent, key selection considerations include its self-timed write architecture, RDY/BUSY and DATA polling status detection, CMOS/TTL compatibility, 5V ±10% supply operation, and PLCC-32 green (Pb/halide-free) packaging.
Technical Context
The AT28C64E-12JU implements a self-timed byte write cycle with internal address/data latching and automatic clear-before-write logic, eliminating external timing control. Its dual status detection-RDY/BUSY open-drain output and I/O7 data polling-enables flexible host synchronization without busy-wait loops.
It operates as a drop-in SRAM-compatible memory: CE/OE/WE controls enable standard read/write bus protocols, while VCC sense (3.8 V threshold), power-on delay (5 ms), and multi-pin write inhibit ensure robust inadvertent-write protection. The device includes 32 bytes of dedicated identification EEPROM at addresses 1FE0H–1FFFH.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits); sufficient for boot code, calibration tables, or device configuration in resource-constrained embedded systems. |
| Read Access Time | 120 ns max; enables direct interface with 8-bit microcontrollers running at ≤8 MHz without wait states. |
| Byte Write Time | 200 µs max; allows full memory rewrite in 1.6 seconds-critical for field-upgradable firmware patches. |
| Supply Voltage | 5 V ±10%; compatible with legacy 5 V logic families and mixed-voltage system backplanes. |
| Standby Current | 100 µA typical (CMOS mode); supports low-power sleep modes in battery-backed or energy-sensitive applications. |
| Endurance | 10⁵ write/erase cycles; validated for frequent reconfiguration in test equipment or programmable logic controllers. |
| Data Retention | 10 years at 85°C; ensures long-term reliability in industrial environments without refresh circuitry. |
Pinout & Package
AT28C64E-12JU is supplied in a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package per JEDEC MS-016, Variation AE, with pin 1 identifier and lead coplanarity ≤0.102 mm. Pins 1 and 17 are designated "Don't Connect" (DC).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; TTL/CMOS compatible thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V). |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; outputs drive 2.1 mA low / –400 µA high; supports SRAM-style read/write handshaking. |
| CE | Chip Enable | Active-low chip select; when high, forces high-impedance outputs and inhibits writes-essential for bus arbitration. |
| OE | Output Enable | Active-low output gate; decouples data bus during reads only-prevents contention when multiple devices share data lines. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write on falling edge; latches address and data internally. |
| RDY/BUSY | Status Output | Open-drain signal pulled low during write; released upon completion-supports wired-OR multi-device status monitoring. |
| VCC | Power Supply | +5 V ±10% input; includes internal VCC sense circuitry that disables writes below 3.8 V to prevent corruption. |
| GND | Ground Reference | Common return for all signals; pin capacitance specified at 8–12 pF (COUT) for AC timing integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Byte Write | Eliminates external timing components and host CPU intervention-write completes autonomously in ≤200 µs using internal control timer. |
| RDY/BUSY + DATA Polling | Dual status reporting enables interrupt-driven or polling-based host synchronization-no fixed delays required for write completion. |
| Write Protection Architecture | Three-layer defense: VCC voltage sensing, 5 ms power-on delay, and triple-gate inhibit (CE high / OE low / WE high) prevents accidental writes. |
| JEDEC Byte-wide Pinout | Ensures hardware compatibility with legacy 8-bit microprocessor buses (e.g., 8051, Z80, 68000) and existing PCB layouts. |
| Industrial Temperature Range | –40°C to +85°C operation validated across full voltage and timing specs-suitable for factory automation and outdoor electronics. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and safety thresholds in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-up and runtime parameter updates via RS-485 or CAN host. Use Value: 10⁵ endurance cycles support daily recalibration; 10-year data retention eliminates need for battery backup or periodic refresh. |
Use Scenario: Holding sensor offset/gain coefficients and regulatory compliance logs in portable diagnostic instruments requiring traceable calibration history. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-mandated calibration records, updated only during service mode. Use Value: VCC-sense write protection prevents corruption during brown-out events; 120 ns read speed enables real-time coefficient lookup during signal processing. |
| Telecom Line Card Bootloader | Automotive ECU Parameter Tables |
Use Scenario: Hosting bootloader firmware and FPGA configuration bitstreams in carrier-grade DSLAM line cards operating 24/7 in temperature-controlled cabinets. IC Role / Device Role / Timing Role: Primary boot memory mapped into microprocessor address space; accessed at power-on reset before DRAM initialization. Use Value: JEDEC pinout allows drop-in replacement of legacy EPROMs; 5 V tolerance matches legacy telecom power rails. |
Use Scenario: Storing adaptive fuel trim, emission control maps, and diagnostic trouble code (DTC) history in engine control units subject to automotive thermal cycling. IC Role / Device Role / Timing Role: Secondary nonvolatile memory supplementing flash, storing frequently updated runtime parameters outside main program memory. Use Value: Industrial temperature rating meets AEC-Q100 Grade 3 requirements; RDY/BUSY signaling simplifies integration with automotive microcontrollers lacking dedicated EEPROM interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECT | 64 Kbit parallel EEPROM, 150 ns access, 5 V supply, but requires external VPP (12 V) for write operations. | Lacks integrated write timing and VCC-sense protection; mandates additional voltage generation circuitry. | Choose only if legacy board already provides 12 V VPP and timing control logic. |
| ON Semiconductor CAT28C64B | Functionally identical pinout and timing, but rated for commercial temperature (0°C to 70°C) and lacks 32-byte ID EEPROM. | Not qualified for industrial ambient conditions; unsuitable where extended temperature stability is required. | Select only for cost-sensitive consumer applications where industrial temp range is unnecessary. |
Compared with ST M28W640ECT and CAT28C64B, the AT28C64E-12JU uniquely integrates self-timed write, VCC-sense protection, and industrial temperature operation in a single 5 V-only PLCC package-reducing BOM count and enabling reliable deployment in harsh environments without design compromises.
Availability
AT28C64E-12JU is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics, telecom line cards, and automotive ECUs requiring stable component supply, long-lifecycle support, and Pb/halide-free compliance.
Supply support for AT28C64E-12JU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT28C64E family.
The AT28C64E series was designed as a drop-in, low-power parallel EEPROM replacement for UV-erasable EPROMs and early serial EEPROMs-targeting 8-bit microcontroller systems needing fast, reliable, and simple nonvolatile storage.
FAQ
What is the maximum operating temperature range for the AT28C64E-12JU?
The AT28C64E-12JU is rated for industrial temperature operation from –40°C to +85°C. This range is fully characterized for all DC and AC parameters-including 120 ns read access, 200 µs write cycle, and 100 µA standby current-ensuring consistent performance in factory automation, outdoor infrastructure, and transportation electronics where ambient extremes occur.
Does the AT28C64E-12JU require an external high-voltage supply for programming?
No, the AT28C64E-12JU operates entirely from a single 5 V ±10% supply and does not require external VPP. All write operations-including byte programming and chip erase-are internally generated using charge pumps. The only exception is the optional chip clear function, which uses 12 V applied to OE-but this is not needed for normal byte writes and is rarely used in production systems.
How does the AT28C64E-12JU detect write completion without external timing components?
The AT28C64E-12JU provides two hardware-supported methods: (1) RDY/BUSY pin-open-drain output pulled low during write and released upon completion-and (2) DATA polling-reading I/O7 returns complemented data until write finishes, then true data. Both mechanisms eliminate need for fixed delays or external timers, enabling deterministic host synchronization.
Is the AT28C64E-12JU pin-compatible with standard 28-pin DIP or SOIC EEPROMs?
No-the AT28C64E-12JU uses a 32-lead PLCC (32J) package, not 28-pin DIP or SOIC. While it shares the JEDEC-standard byte-wide functional pinout (A0–A12, I/O0–I/O7, CE/OE/WE), physical compatibility requires matching the PLCC footprint. For 28-pin alternatives, consider AT28C64E-12PI (PDIP) or AT28C64E-12SI (SOIC), which are functionally identical but differ in package and thermal characteristics.
What is the purpose of the 32-byte identification EEPROM in the AT28C64E-12JU?
The AT28C64E-12JU includes 32 bytes of dedicated EEPROM space at addresses 1FE0H–1FFFH, accessible by raising A9 to 12 V ±0.5 V. This area is intended for permanent device-level tracking-such as manufacturing lot codes, calibration timestamps, or unique serial numbers-without interfering with main memory contents or requiring separate ICs for traceability.
AT28C64E-12JU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C64E-12JU FAQ
1.How can I place an order for AT28C64E-12JU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64E-12JU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64E-12JU reliable?
The price and inventory of AT28C64E-12JU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64E-12JU is usually 5 days.
3.What payment methods are accepted for AT28C64E-12JU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64E-12JU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64E-12JU?
AT28C64E-12JU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64E-12JU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64E-12JU?
For technical support, including AT28C64E-12JU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64E-12JU requirements.
6.How does Aetrix verify that AT28C64E-12JU is sourced from the original manufacturer or authorized distributors?
All AT28C64E-12JU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64E-12JU meets industry standards.
7.What is the process for return or replacement of AT28C64E-12JU?
All AT28C64E-12JU units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64E-12JU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64E-12JU part is unused and in its original packaging.
Return procedure for AT28C64E-12JU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64E-12JU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
