My Inquiry
My Account
Microchip Technology AT28C64E-12PI
- Part No.:
- AT28C64E-12PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
AT28C64E-12PI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64E-12PI from Atmel is an industrial-grade, 64 Kbit (8K × 8) parallel EEPROM with 120 ns read access time, 200 µs fast byte write cycle, and CMOS/TTL-compatible I/O. It operates from 5V ±10%, supports READY/BUSY and DATA polling for write completion detection, and delivers 100 µA standby current - ideal for firmware storage in legacy microcontroller systems requiring nonvolatile, field-upgradable memory.
For engineers reviewing the AT28C64E-12PI datasheet, AT28C64E-12PI pinout, AT28C64E-12PI application, or AT28C64E-12PI equivalent, key selection criteria include JEDEC-standard 28-pin PDIP package compatibility, self-timed write with internal latching, VCC sense write protection, chip erase capability via 12 V on A9, and industrial temperature range (-40°C to +85°C) support.
Technical Context
The AT28C64E-12PI implements a parallel interface with full static RAM-like read/write timing, eliminating external address/data latches. Its self-timed byte write cycle includes internal address/data latching, automatic clear-before-write, and an embedded control timer - enabling bus release during programming.
Write completion is signaled via open-drain RDY/BUSY (pin 1) or DATA polling on I/O7, supporting both hardware- and software-based synchronization. The device integrates VCC sensing (write inhibited below 3.8 V), 5 ms power-on delay, and triple-level write inhibit (OE high, CE high, or WE high) for robust inadvertent-write protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits) - provides sufficient space for boot code, calibration data, or configuration tables in 8-bit microcontroller systems. |
| Read Access Time | 120 ns - enables direct interfacing with 8 MHz Z80, 8051, or 68000-family processors without wait states. |
| Byte Write Time | 200 µs (max) - reduces firmware update latency by >4× vs standard 1 ms version, critical for field-programmable devices. |
| Endurance | 100,000 write/erase cycles - supports frequent recalibration or logging in industrial monitoring equipment. |
| Data Retention | 10 years at +85°C - ensures long-term reliability in unattended embedded deployments such as utility meters or remote sensors. |
| Supply Voltage | 5 V ±10% - compatible with legacy 5 V logic rails and eliminates need for dedicated voltage regulators. |
| Operating Temperature | -40°C to +85°C - qualified for industrial environments including factory automation controllers and motor drives. |
Pinout & Package
AT28C64E-12PI is supplied in a 28-lead, 0.600" wide plastic DIP (PDIP) package per JEDEC MS-011 AB, with pin 1 designated as RDY/BUSY output (open drain) and pins 1 and 17 not connected in PLCC variants - but fully functional in this PDIP variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; TTL/CMOS compatible thresholds ensure reliable decoding from legacy microcontrollers. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; supports true read/write operation without direction control lines - simplifies interface logic. |
| CE | Chip Enable | Active-low enable controlling device selection; when high, places outputs in high-impedance state to prevent bus contention. |
| OE | Output Enable | Active-low control for output drivers; used with CE to implement dual-line read gating for flexible bus arbitration. |
| WE | Write Enable | Active-low signal initiating self-timed byte write; falling edge latches address, rising edge latches data. |
| RDY/BUSY | Open-Drain Status Output | Actively pulled low during write; released upon completion - allows wired-OR connection of multiple EEPROMs to single status line. |
| VCC, GND | Power Supply | Single 5 V supply with <100 µA standby current - minimizes system power budget in battery-backed applications. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates need for external timing circuitry or software delays - frees CPU bus immediately after write initiation. |
| DATA Polling on I/O7 | Enables write completion detection using standard read instructions - no additional hardware or interrupt lines required. |
| VCC sense & power-on delay | Prevents partial writes during power ramp-up or brownout - ensures data integrity without external supervisor ICs. |
| JEDEC-standard pinout | Direct drop-in replacement for industry-standard 28-pin parallel EEPROMs (e.g., 28C64, 28C256) in existing PCB layouts. |
| Chip Erase via 12 V on A9 | Allows full memory reset using standard programming voltage - simplifies reprogramming workflows in production test fixtures. |
Applications
| Industrial PLC Firmware Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing firmware images and runtime configuration parameters in programmable logic controllers deployed in factory-floor environments with wide ambient temperature swings. IC Role / Device Role / Timing Role: Nonvolatile program memory providing boot code persistence across power cycles and field updates via RS-232 or CAN interfaces. Use Value: 100,000-cycle endurance and -40°C to +85°C operation ensure reliable reprogramming over 10+ years of continuous operation without degradation. |
Use Scenario: Holding sensor calibration coefficients and device-specific correction tables in portable diagnostic instruments requiring traceable, tamper-resistant parameter storage. IC Role / Device Role / Timing Role: Secure, low-power configuration memory accessed only during startup or maintenance mode - isolated from main processor bus during normal operation. Use Value: VCC-sense write protection prevents accidental corruption during battery swaps or low-voltage conditions common in handheld medical tools. |
| Legacy Automotive ECU Bootloader | Point-of-Sale Terminal Configuration |
|
Use Scenario: Hosting bootloader code and vehicle-specific tuning maps in older automotive engine control units where flash memory was unavailable or insufficient. IC Role / Device Role / Timing Role: Parallel-mapped ROM replacement with SRAM-like read timing - directly interfaced to 8051 or Motorola 68HC11 microcontrollers. Use Value: 120 ns access time eliminates wait states, maintaining real-time responsiveness for fuel injection and ignition timing calculations. |
Use Scenario: Storing localized language packs, tax rate tables, and merchant-specific settings in retail terminals operating in diverse global markets. IC Role / Device Role / Timing Role: Field-upgradable parameter store updated via serial port or USB-to-parallel adapter during service visits. Use Value: Fast 200 µs byte writes reduce service downtime; RDY/BUSY signaling enables deterministic update progress reporting to service technicians. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-12PI | Slower 1 ms byte write time; 10K endurance; same pinout, voltage, and temperature rating. | Limited to infrequently updated applications (e.g., one-time factory programming). | Select when cost sensitivity outweighs update speed requirements and endurance demands are ≤10K cycles. |
| ST M28W640ECB90N1 | 64 Mbit density, 90 ns access, 3.3 V core (with 5 V I/O tolerance); different pinout and command protocol. | Requires PCB redesign and firmware driver changes; suited for higher-density, lower-power upgrades. | Choose only when migrating to modern 3.3 V systems and needing >64 Kbit capacity - not a drop-in replacement. |
Compared with AT28C64B-12PI, the AT28C64E-12PI delivers 5× faster writes and 10× higher endurance - essential for dynamic field updates. Versus ST M28W640ECB90N1, it offers true pin-compatible legacy support but lacks density and voltage scalability.
Availability
AT28C64E-12PI is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, and legacy automotive electronics requiring stable component supply, long-lifecycle support, and guaranteed industrial temperature qualification.
Supply support for AT28C64E-12PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.
The AT28C64E-12PI belongs to Atmel's parallel EEPROM product line, designed specifically to replace EPROMs and mask ROMs in legacy 8-bit and 16-bit systems requiring in-system reprogrammability without board redesign.
FAQ
What is the maximum byte write time for AT28C64E-12PI?
The AT28C64E-12PI has a maximum byte write time of 200 µs, confirmed in the AC Write Characteristics table. This is a key differentiator from the standard AT28C64 (1 ms write), enabled by enhanced internal timing circuitry. The 200 µs specification applies across the full industrial temperature range (-40°C to +85°C) and is guaranteed under 5 V ±10% supply conditions. This performance allows the entire 64 Kbit array to be rewritten in approximately 1.6 seconds.
Does AT28C64E-12PI support chip erase functionality?
Yes, AT28C64E-12PI supports chip erase via a dedicated hardware sequence: apply 12.0 V ± 0.5 V to pin A9 while holding CE low and OE at 12 V, then issue a 10 ms low pulse on WE. This operation clears all memory locations to FFh and is documented in the Device Operation section. Chip erase is independent of byte write and does not require prior sector erasure - making it suitable for full firmware restoration in production or field service.
How is write completion detected on AT28C64E-12PI?
AT28C64E-12PI provides two hardware-supported methods: RDY/BUSY pin (pin 1, open-drain) goes low during write and releases upon completion; and DATA polling, where reading the target address returns the complement of written data on I/O7 until the write finishes, then returns true data. Both methods are electrically and functionally identical to those in the base AT28C64 family and require no external components - enabling flexible integration with any microcontroller architecture.
What package type is used for AT28C64E-12PI?
AT28C64E-12PI uses a 28-lead, 0.600" wide plastic dual in-line package (PDIP), designated as package code "28P6" in Atmel's ordering information. This is a through-hole package compliant with JEDEC MS-011 AB, featuring standard 0.1" pin spacing and 0.3" body width. It is distinct from the PLCC (32J), SOIC (28S), and TSOP (28T) variants - and pin 1 functions as RDY/BUSY (not NC) in this PDIP configuration.
Is AT28C64E-12PI compatible with 5 V TTL and CMOS logic families?
Yes, AT28C64E-12PI features TTL- and CMOS-compatible inputs and outputs, with VIH = 2.0 V min, VIL = 0.8 V max, VOH = 2.4 V min (at -400 µA), and VOL = 0.45 V max (at 2.1 mA). These specifications ensure interoperability with standard 5 V microcontrollers (e.g., Intel 8051, Motorola 68000), peripheral ICs, and bus transceivers without level-shifting circuitry - preserving signal integrity and timing margins in mixed-logic designs.
AT28C64E-12PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
AT28C64E-12PI FAQ
1.How can I place an order for AT28C64E-12PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64E-12PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64E-12PI reliable?
The price and inventory of AT28C64E-12PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64E-12PI is usually 5 days.
3.What payment methods are accepted for AT28C64E-12PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64E-12PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64E-12PI?
AT28C64E-12PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64E-12PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64E-12PI?
For technical support, including AT28C64E-12PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64E-12PI requirements.
6.How does Aetrix verify that AT28C64E-12PI is sourced from the original manufacturer or authorized distributors?
All AT28C64E-12PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64E-12PI meets industry standards.
7.What is the process for return or replacement of AT28C64E-12PI?
All AT28C64E-12PI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64E-12PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64E-12PI part is unused and in its original packaging.
Return procedure for AT28C64E-12PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64E-12PI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
