My Inquiry
My Account
Microchip Technology AT28C64E-15JI
- Part No.:
- AT28C64E-15JI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C64E-15JI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,171
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64E-15JI from Microchip Technology (formerly Atmel) is an industrial-grade, 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 150 ns read access time, 200 µs fast byte write cycle, and CMOS/TTL-compatible I/O. It operates at 5V ±10%, supports READY/BUSY and DATA polling for write completion detection, and delivers 100 µA standby current - ideal for firmware storage in legacy microcontroller systems requiring nonvolatile, field-upgradable memory.
For engineers reviewing the AT28C64E-15JI datasheet, AT28C64E-15JI pinout, AT28C64E-15JI application, or AT28C64E-15JI equivalent, this page provides verified technical context, JEDEC-compliant package mapping, self-timed write behavior, endurance (10⁵ cycles), data retention (10 years), and real-world use cases in embedded control, instrumentation, and industrial PLC modules.
Technical Context
The AT28C64E-15JI implements a self-timed byte write architecture with internal address/data latches and automatic clear-before-write logic, eliminating external timing circuitry. Its RDY/BUSY open-drain output and I/O7 data polling enable deterministic write-cycle termination detection without bus contention.
It functions as a drop-in SRAM-compatible memory device: reads occur when CE and OE are low and WE is high; writes initiate on WE or CE low pulse with OE high. VCC sense (3.8 V threshold), 5 ms power-on delay, and triple-level write inhibit (OE/CE/WE states) prevent inadvertent programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits) - sufficient for boot code, calibration tables, or configuration registers in 8-bit MCU systems. |
| Read Access Time | 150 ns max - enables direct interface with 6–8 MHz Z80, 8051, or 68K-based controllers without wait states. |
| Byte Write Time | 200 µs max (AT28C64E variant) - reduces full-memory rewrite to ~1.6 seconds, critical for field firmware updates. |
| Endurance | 100,000 write/erase cycles - supports frequent parameter logging or configuration changes in industrial HMI devices. |
| Data Retention | 10 years at 85°C - validated for long-life deployment in unattended equipment like remote sensors or power meters. |
| Supply Voltage | 5V ±10% - compatible with legacy 5V logic rails and avoids need for dedicated voltage regulation. |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including factory automation and outdoor metering. |
Pinout & Package
AT28C64E-15JI is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC), JEDEC MS-016AE compliant, with 1.27 mm pitch and surface-mount footprint. Pin 1 is index-marked; pins 1 and 17 are designated "Don't Connect" per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; TTL/CMOS compatible. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface; tri-state outputs during standby/read disable; latched during write. |
| CE | Chip Enable | Active-low chip select; enables memory access only when low - used for memory-mapped decoding. |
| OE | Output Enable | Active-low output control; allows shared bus operation by disabling outputs independently of CE. |
| WE | Write Enable | Active-low write strobe; initiates self-timed byte write when pulsed with valid address/data. |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high at completion - supports wired-OR multi-device status monitoring. |
| VCC | Power Supply | +5V ±10% supply; includes internal VCC sense for write inhibition below 3.8 V. |
| GND | Ground Reference | Signal and power ground; decoupling required within 10 mm of VCC pin per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates external timing components; internal control timer handles clear-and-write sequence automatically. |
| READY/BUSY + DATA polling | Dual, hardware-verified write completion detection methods - ensures robustness in interrupt-driven or polled firmware. |
| JEDEC byte-wide pinout | Direct replacement for standard SRAMs (e.g., 6264) without PCB redesign - simplifies legacy system upgrades. |
| 100 µA CMOS standby current | Enables battery-backed operation in low-power modes; reduces thermal load in dense board layouts. |
| 32-byte ID area | User-accessible EEPROM space (1FE0H–1FFFH) for serialization, calibration offsets, or firmware version tracking. |
Applications
| Industrial PLC Configuration Storage | Legacy Microcontroller Bootloader Memory |
|---|---|
Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via 8-bit parallel bus during startup and runtime reconfiguration. Use Value: Enables field updates without firmware reflashing; 10⁵ endurance supports daily parameter adjustments over 27-year service life. |
Use Scenario: Holding bootloader code and secure boot keys in 8051- or Z80-based medical diagnostic instruments with no external flash controller. IC Role / Device Role / Timing Role: Primary boot memory mapped at 0x0000; read during reset vector fetch with 150 ns latency ensuring deterministic boot timing. Use Value: Eliminates need for external address latching or glue logic; JEDEC pinout allows direct substitution for failed SRAMs during repair. |
| Smart Meter Calibration Data | Test Equipment Firmware Patch Area |
Use Scenario: Retaining per-unit calibration coefficients and metrology constants in ANSI C12.20-certified electricity meters operating at −25°C to +70°C ambient. IC Role / Device Role / Timing Role: Dedicated 256-byte calibration sector accessed via A9 = 12 V for protected read/write; isolated from main firmware space. Use Value: 10-year data retention at 85°C validates long-term accuracy compliance; VCC-sense prevents corruption during brown-out events. |
Use Scenario: Hosting hot-fix patches and instrument-specific driver modules in automated test equipment (ATE) platforms requiring zero-downtime updates. IC Role / Device Role / Timing Role: Field-upgradable firmware overlay memory; accessed via memory-mapped I/O during test script execution. Use Value: 200 µs byte write enables sub-second patch deployment; RDY/BUSY signaling prevents race conditions during concurrent test operations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15JI | Slower 1 ms byte write; 10⁴ endurance; same pinout, voltage, and temperature range. | Suitable for infrequently updated configuration storage where write speed is not critical. | Select when cost sensitivity outweighs update frequency requirements; verify compatibility with existing RDY/BUSY polling logic. |
| MX28LV640E-15J1I | Same 200 µs write, 10⁵ endurance, and PLCC-32 package; requires 12 V for chip erase but lacks A9-based ID area access. | Drop-in replacement for read/write timing, but ID sector usage requires firmware adaptation. | Prefer for new designs needing second-source assurance; validate timing margins under worst-case VCC and temperature. |
Compared with AT28C64B-15JI, the AT28C64E-15JI delivers 5× faster writes and 10× higher endurance - essential for dynamic calibration systems. Versus MX28LV640E-15J1I, it retains unique A9-voltage-activated ID memory, enabling traceability without additional EEPROM.
Availability
AT28C64E-15JI is available at Aetrix Electronics and suitable for industrial control, smart metering, and legacy test equipment requiring stable component supply, long-lifecycle support, and guaranteed availability through 2030.
Supply support for AT28C64E-15JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT28C64 family.
The AT28C64 series was designed as a pin-compatible, nonvolatile upgrade path for SRAM-based systems - targeting industrial, instrumentation, and telecom infrastructure where field-programmability and long-term data integrity are mandatory.
FAQ
What is the maximum write cycle time for AT28C64E-15JI?
The AT28C64E-15JI guarantees a maximum byte write cycle time of 200 µs, enabled by its enhanced endurance architecture. This is confirmed in the AC Write Characteristics table (page 6) and distinguishes it from the standard AT28C64B variant, which requires up to 1 ms per byte. The AT28C64E-15JI achieves this performance without external timing components due to its integrated control timer.
Does AT28C64E-15JI support both READY/BUSY and DATA polling?
Yes, AT28C64E-15JI supports both methods. The RDY/BUSY pin (pin 1) is an open-drain output pulled low during write and released high upon completion. Simultaneously, DATA polling uses I/O7: reading the target location returns the complement of written data until completion, then true data. Both mechanisms are fully functional in the PLCC package and documented in the Device Operation section (page 3).
What is the purpose of the 32-byte ID area in AT28C64E-15JI?
The AT28C64E-15JI includes 32 bytes of additional EEPROM space (addresses 1FE0H–1FFFH) accessible by raising A9 to 12.0 V ±0.5 V. This area is intended for device-specific data such as serial numbers, calibration offsets, or firmware version stamps. Unlike main array writes, access requires elevated A9 voltage - a hardware-enforced isolation mechanism preventing accidental overwrite during normal operation.
Is AT28C64E-15JI pin-compatible with standard SRAMs like the 6264?
Yes, AT28C64E-15JI uses the JEDEC-approved byte-wide pinout identical to the 6264 SRAM, including matching A0–A12, I/O0–I/O7, CE, OE, WE, VCC, and GND assignments. This allows direct substitution in existing 8-bit systems without PCB modification - provided firmware accounts for write timing differences and enables RDY/BUSY or polling logic.
What write protection mechanisms does AT28C64E-15JI implement?
AT28C64E-15JI implements three hardware-level write protections: (1) VCC sense - write inhibited if supply drops below ~3.8 V; (2) Power-on delay - automatic 5 ms lockout after VCC stabilization; and (3) Signal-level inhibit - write blocked unless CE is low, OE is high, and WE is pulsed low. These features are active across all operating temperatures and ensure immunity to noise-induced spurious writes.
AT28C64E-15JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C64E-15JI FAQ
1.How can I place an order for AT28C64E-15JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64E-15JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64E-15JI reliable?
The price and inventory of AT28C64E-15JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64E-15JI is usually 5 days.
3.What payment methods are accepted for AT28C64E-15JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64E-15JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64E-15JI?
AT28C64E-15JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64E-15JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64E-15JI?
For technical support, including AT28C64E-15JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64E-15JI requirements.
6.How does Aetrix verify that AT28C64E-15JI is sourced from the original manufacturer or authorized distributors?
All AT28C64E-15JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64E-15JI meets industry standards.
7.What is the process for return or replacement of AT28C64E-15JI?
All AT28C64E-15JI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64E-15JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64E-15JI part is unused and in its original packaging.
Return procedure for AT28C64E-15JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64E-15JI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
