Microchip Technology AT28C64E-20JI
- Part No.:
- AT28C64E-20JI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28C64E-20JI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,075
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64E-20JI from Atmel is a 64K-bit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 200 µs fast byte write time, 120 ns read access, and industrial temperature range (–40°C to +85°C). It operates on 5V ±10%, supports READY/BUSY and DATA polling for write cycle detection, and is used in firmware storage, configuration memory, and boot code retention in embedded controllers.
For engineers reviewing the AT28C64E-20JI datasheet, AT28C64E-20JI pinout, AT28C64E-20JI application, or AT28C64E-20JI equivalent, key selection criteria include write endurance (10⁵ cycles), CMOS standby current (100 µA), self-timed write architecture, and compatibility with microprocessor bus interfaces requiring nonvolatile byte-addressable storage without external timing components.
Technical Context
The AT28C64E-20JI implements a self-timed byte write cycle with internal address/data latches and an automatic clear-before-write sequence. Its RDY/BUSY open-drain output and I/O7 data polling provide two independent methods to detect write completion without halting the host processor.
It uses Atmel's proprietary nonvolatile technology with built-in error correction for enhanced data retention (10 years) and endurance (100,000 cycles). The device includes 32 bytes of dedicated identification EEPROM at addresses 1FE0H–1FFFH, accessible via A9 = 12 V, and supports chip erase using 12 V on OE with a 10 ms WE pulse.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), byte-addressable nonvolatile storage |
| Read Access Time | 200 ns max - enables direct replacement of SRAM in legacy 8-bit microprocessor systems |
| Byte Write Time | 200 µs max - reduces full-memory rewrite to ~1.6 seconds vs. 1 ms in standard version |
| Endurance | 100,000 write/erase cycles - supports frequent field firmware updates |
| Data Retention | 10 years at +85°C - ensures long-term reliability in industrial environments |
| Supply Voltage | 5 V ±10% - compatible with standard TTL/CMOS logic rails and legacy power domains |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded applications |
| Standby Current | 100 µA (CMOS) - enables low-power operation during system sleep modes |
Pinout & Package
AT28C64E-20JI is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC), compliant with JEDEC MS-016AE. Pin 1 is index-marked; pins 1 and 17 are designated "Don't Connect" per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus for selecting one of 8,192 memory locations |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface for read/write data transfer; high-impedance when disabled |
| CE | Chip Enable | Active-low enable controlling device selection; required low for all operations |
| OE | Output Enable | Active-low control for output drivers; enables read data only when CE is also low |
| WE | Write Enable | Active-low signal initiating byte write; latches address/data on falling/rising edges |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high when complete - supports wired-OR multi-device monitoring |
| VCC | Power Supply | +5 V supply; internal VCC sense prevents writes below 3.8 V |
| GND | Ground Reference | Signal and power return; decoupling recommended near VCC pin |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates need for external timing circuitry; frees CPU bus after address/data latch |
| Dual write-completion detection | RDY/BUSY output and I/O7 data polling provide hardware- and software-based synchronization options |
| Write protection logic | VCC sense, 5 ms power-on delay, and triple-gated inhibit (CE/OE/WE) prevent accidental writes |
| JEDEC byte-wide pinout | Direct drop-in compatibility with industry-standard 28-pin and 32-pin parallel memory sockets |
| User-accessible ID memory | 32-byte dedicated EEPROM block (1FE0H–1FFFH) for serialization, calibration, or firmware version tracking |
Applications
| Industrial PLC Configuration Storage | Legacy Embedded Boot Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and calibration coefficients in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-up and runtime reconfiguration; retains data across cold starts and brownouts. Use Value: 100,000-cycle endurance and –40°C to +85°C rating ensure reliable parameter updates over 10+ years of continuous operation. | Use Scenario: Holding boot loader code and hardware initialization routines for 8-bit microcontrollers (e.g., 8051, Z80) in medical diagnostic instruments and test equipment. IC Role / Device Role / Timing Role: Parallel boot ROM replacement; provides 200 ns read access to meet tight timing budgets of legacy bus architectures. Use Value: JEDEC pinout and 5 V compatibility allow direct substitution of obsolete EPROMs without PCB redesign. |
| Point-of-Sale Terminal Settings | Telecom Line Card Firmware |
Use Scenario: Preserving tax rate tables, language packs, and merchant-specific settings in retail terminals subject to frequent regulatory updates. IC Role / Device Role / Timing Role: Field-upgradable firmware storage; write cycles initiated via serial command interface with status monitored via RDY/BUSY. Use Value: 200 µs write time enables sub-second firmware patching; 10-year data retention avoids battery-backed SRAM maintenance. | Use Scenario: Storing line interface IC configuration registers and protocol stack parameters in DSLAM and PBX line cards. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed by DSP or microcontroller during card initialization and hot-swap recovery. Use Value: Chip erase capability (12 V on OE) allows secure bulk reset; 100 µA standby current minimizes power draw in idle slots. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-20JI | Same package, speed, and temperature grade; lower endurance (10⁴ cycles) and 1 ms write time | Suitable for infrequently updated configuration storage where cost sensitivity outweighs update frequency | Select when firmware updates occur <100× lifetime and budget constraints preclude E-grade parts |
| MN6264C-20J | Functionally identical pinout and timing; 100 µA standby, but no RDY/BUSY pin - relies solely on data polling | Requires software-only write completion detection; not suitable for real-time deterministic timing paths | Choose when board layout lacks pull-up for RDY/BUSY or host firmware already implements polling robustly |
Compared with AT28C64B-20JI, the AT28C64E-20JI delivers 10× higher endurance and 5× faster writes, enabling frequent field updates; versus MN6264C-20J, it adds hardware-level RDY/BUSY signaling for deterministic timing-critical systems, at the cost of one additional board trace and pull-up resistor.
Availability
AT28C64E-20JI is available at Aetrix Electronics and suitable for industrial PLCs, legacy embedded boot systems, point-of-sale terminals, telecom line cards, and medical instrumentation requiring stable component supply across extended product lifecycles.
Supply support for AT28C64E-20JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication devices.
The AT28C64 family was designed as a drop-in parallel EEPROM replacement for UV-erasable EPROMs and battery-backed SRAMs in 8-bit and 16-bit microprocessor systems, emphasizing ease of integration, industrial reliability, and zero-external-component operation.
FAQ
What is the maximum write endurance specification for AT28C64E-20JI?
The AT28C64E-20JI is rated for 100,000 write/erase cycles - a 10× improvement over the standard AT28C64B variant. This endurance level is validated under industrial temperature conditions (–40°C to +85°C) and supports applications requiring regular firmware or configuration updates. Each cycle represents a full byte write and erase at any address location within the 8K × 8 memory array. The AT28C64E-20JI achieves this via enhanced oxide quality and internal error correction logic.
Does AT28C64E-20JI support both hardware and software methods to detect write completion?
Yes, AT28C64E-20JI provides dual write-completion detection: RDY/BUSY (pin 1) outputs an active-low open-drain signal during writes, and DATA polling monitors I/O7 - which toggles to the complement of written data until completion. These methods operate independently and can be used simultaneously. The AT28C64E-20JI datasheet specifies tDB ≤ 50 ns for RDY/BUSY assertion and guarantees deterministic polling behavior, making it suitable for both interrupt-driven and polling-based host firmware.
What is the function of the 32-byte ID memory block in AT28C64E-20JI?
The AT28C64E-20JI includes 32 bytes of user-accessible EEPROM at addresses 1FE0H–1FFFH, enabled by applying 12 V ±0.5 V to A9. This block functions as a dedicated serialization area for storing unique identifiers, calibration constants, manufacturing dates, or firmware version stamps. Unlike main memory, it is electrically isolated and retains data independently. Access follows the same timing as main array reads/writes, and the AT28C64E-20JI supports full read/write/erase operations on this region using standard CE/OE/WE controls once A9 voltage is asserted.
Can AT28C64E-20JI be used as a direct replacement for older EPROMs like 27C64?
No - AT28C64E-20JI is not a pin-compatible or functional replacement for 27C64 EPROMs. While both are 64K-bit parallel memories, the AT28C64E-20JI requires active WE control and supports in-system electrical erasure, whereas 27C64 needs UV erasure and lacks write-enable logic. However, AT28C64E-20JI can replace 27C64 in new designs where board layout accommodates its JEDEC-standard pinout and microprocessor-controlled write sequencing. Its 200 ns read access and 5 V operation simplify migration from 27C64-200 variants.
What write protection mechanisms does AT28C64E-20JI implement to prevent accidental writes?
The AT28C64E-20JI implements three layered write protections: (1) VCC sense - disables writes if supply drops below ~3.8 V; (2) 5 ms power-on delay - prevents writes until VCC stabilizes; and (3) triple-gated inhibit - requires simultaneous violation of CE high, OE low, or WE high to block writes. These features are inherent to the AT28C64E-20JI silicon design and require no external components. They ensure immunity to noise-induced glitches, brownouts, and improper power sequencing - critical for unattended industrial deployments of AT28C64E-20JI.
AT28C64E-20JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 200 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28C64E-20JI FAQ
1.How can I place an order for AT28C64E-20JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64E-20JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64E-20JI reliable?
The price and inventory of AT28C64E-20JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64E-20JI is usually 5 days.
3.What payment methods are accepted for AT28C64E-20JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64E-20JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64E-20JI?
AT28C64E-20JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64E-20JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64E-20JI?
For technical support, including AT28C64E-20JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64E-20JI requirements.
6.How does Aetrix verify that AT28C64E-20JI is sourced from the original manufacturer or authorized distributors?
All AT28C64E-20JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64E-20JI meets industry standards.
7.What is the process for return or replacement of AT28C64E-20JI?
All AT28C64E-20JI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64E-20JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64E-20JI part is unused and in its original packaging.
Return procedure for AT28C64E-20JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64E-20JI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

