My Inquiry
My Account
Microchip Technology AT28C64E-25PI
- Part No.:
- AT28C64E-25PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
AT28C64E-25PI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,341
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28C64E-25PI from Atmel is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 250 ns read access time, 200 µs fast byte write cycle, and industrial temperature range (–40°C to +85°C). It operates from a single 5V ±10% supply, supports READY/BUSY and DATA polling for write completion detection, and is used in firmware storage, configuration memory, and boot code retention in embedded microcontroller systems.
For engineers reviewing the AT28C64E-25PI datasheet, AT28C64E-25PI pinout, AT28C64E-25PI application, or AT28C64E-25PI equivalent, this page delivers verified electrical parameters, validated pin functions, real-world use cases, and confirmed alternative parts for industrial-grade nonvolatile memory selection.
Technical Context
The AT28C64E-25PI implements self-timed byte write cycles using internal address/data latches and an on-chip control timer, eliminating external timing logic. Its CMOS/TTL-compatible I/O allows direct interfacing with 8-bit microprocessors without level-shifting.
It features dual write-protection mechanisms - VCC sense (inhibits writes below 3.8 V) and hardware inhibit via CE/OE/WE states - and supports CHIP CLEAR at 12 V on A9 for full-memory erasure. The RDY/BUSY open-drain output enables multi-device busy-line OR-tying.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), directly addressable as byte-wide parallel memory |
| Read Access Time | 250 ns max - determines minimum CPU wait-state insertion for reliable read timing |
| Byte Write Time | 200 µs max - enables full device rewrite in ≤1.6 seconds; 5× faster than standard 1 ms variant |
| Endurance | 100,000 write/erase cycles - validated for long-term field deployment in configuration storage |
| Data Retention | 10 years at 85°C - guaranteed data integrity under industrial thermal stress |
| Supply Voltage | 5 V ±10% - compatible with legacy 5 V logic families and mixed-voltage system rails |
| Operating Temperature | –40°C to +85°C - qualified for industrial control, automotive body electronics, and telecom infrastructure |
Pinout & Package
AT28C64E-25PI is packaged in a 28-lead plastic DIP (PDIP, package code P6), 0.600" wide, with JEDEC MS-011 AB compliance and through-hole mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus for selecting one of 8,192 memory locations |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface for reading stored data or writing new bytes |
| CE | Chip Enable | Active-low chip select; disables all outputs and halts internal operations when high |
| OE | Output Enable | Active-low control for output buffer; enables data readout only when CE is also low |
| WE | Write Enable | Active-low signal initiating self-timed byte write; latches address and data on edge transitions |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high upon completion - supports wired-OR multi-device monitoring |
| VCC | Power Supply | +5 V ±10% main supply; powers core logic and memory array |
| GND | Ground Reference | Signal and power return path; required for stable read/write margins and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed byte write | Eliminates need for external write pulse generators or timing controllers - reduces BOM count and layout complexity |
| READY/BUSY + DATA polling | Dual asynchronous write-completion detection methods - enables flexible software or hardware flow control in real-time systems |
| 12 V CHIP CLEAR | Full-memory erase via 10 ms WE pulse with OE = 12 V - avoids requiring dedicated high-voltage programming hardware |
| 32-byte ID area | User-accessible EEPROM space at 1FE0H–1FFFH - supports board-level serialization, calibration data, or firmware version tracking |
| VCC sense protection | Automatic write inhibition below 3.8 V - prevents corruption during power-up/down transients or brownout conditions |
Applications
| Industrial PLC Configuration Storage | Legacy Microcontroller Boot Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers operating continuously in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during startup and runtime via 8-bit parallel bus; retains settings across power cycles and firmware updates. Use Value: 100K endurance and 10-year data retention ensure reliability over 10+ years of unattended operation in harsh industrial settings. |
Use Scenario: Holding boot loader code and initial stack pointer values for 8051 or Z80-based embedded systems where NOR flash is unavailable or cost-prohibitive. IC Role / Device Role / Timing Role: Parallel boot ROM replacement; provides deterministic 250 ns read access to enable zero-wait-state execution from reset vector. Use Value: JEDEC-standard pinout allows drop-in replacement of older EPROMs without PCB redesign; 5 V compatibility simplifies power architecture. |
| Telecom Line Card Parameter Storage | Medical Device Calibration Memory |
Use Scenario: Saving per-port gain settings, loopback test results, and firmware patch flags on T1/E1 line interface cards exposed to temperature cycling and ESD events. IC Role / Device Role / Timing Role: Field-programmable parameter store accessed during card initialization and maintenance mode; supports in-system updates via host processor. Use Value: RDY/BUSY open-drain output enables centralized status monitoring across multiple line cards sharing a common control bus. |
Use Scenario: Retaining sensor offset/gain coefficients, user preferences, and regulatory audit logs in portable diagnostic equipment requiring traceable calibration history. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory; 32-byte ID area stores unique device serial number and calibration timestamp. Use Value: VCC sense and write-inhibit logic prevent accidental overwrites during battery-swapping or low-power states - critical for FDA-compliant data integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-25PI | Same pinout, 250 ns access, but 10K endurance and 1 ms write time; no 12 V CHIP CLEAR support | Suitable for infrequently updated configuration storage where speed and longevity are secondary | Select when cost sensitivity outweighs write performance and endurance requirements |
| MX28F640J3F-25P | Intel-compatible 64 Kbit parallel EEPROM; 250 ns access, 100K endurance, but requires 12 V for chip erase and lacks RDY/BUSY pin | Requires external busy-sensing circuitry; limited to systems already designed for Intel 28F family timing | Choose only if migrating from existing Intel-based designs with identical AC timing constraints |
Compared with AT28C64B-25PI, the AT28C64E-25PI delivers 10× higher endurance and 5× faster writes - critical for dynamic configuration updates; versus MX28F640J3F-25P, it offers integrated RDY/BUSY signaling and simpler 12 V programming, reducing system-level component count and validation effort.
Availability
AT28C64E-25PI is available at Aetrix Electronics and suitable for industrial control systems, legacy microcontroller boot memory, and telecom line card parameter storage requiring stable component supply across extended product lifecycles.
Supply support for AT28C64E-25PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs.
The AT28C64 series was designed as a drop-in, 5 V-compatible EEPROM replacement for UV-erasable EPROMs in industrial and telecom applications - emphasizing ease of integration, robust write protection, and long-term data integrity.
FAQ
What is the maximum operating temperature range for the AT28C64E-25PI?
The AT28C64E-25PI is rated for industrial temperature operation from –40°C to +85°C. This specification is confirmed in the "DC and AC Operating Range" table of the official Atmel datasheet (Rev. 0001H), and applies to all package variants including the PDIP (P6) form factor used in AT28C64E-25PI. Operation outside this range may compromise data retention or write endurance.
Does the AT28C64E-25PI support both READY/BUSY and DATA polling for write completion detection?
Yes, the AT28C64E-25PI supports both methods. The RDY/BUSY pin (Pin 1) provides active-low open-drain status signaling during write cycles, while DATA polling monitors complemented I/O7 output during writes. These dual mechanisms are explicitly documented in the "Device Operation" section and allow flexible integration with either hardware interrupt-driven or software-polling architectures in systems using AT28C64E-25PI.
What is the difference between AT28C64E-25PI and AT28C64B-25PI?
The AT28C64E-25PI offers 100,000 write/erase cycles and 200 µs byte write time, whereas the AT28C64B-25PI provides only 10,000 cycles and 1 ms write time. Both share identical pinout, 250 ns read access, and industrial temperature rating. The 'E' suffix denotes the high-endurance, fast-write variant - a key differentiator for applications requiring frequent field updates, such as configuration storage in AT28C64E-25PI-based systems.
Can the AT28C64E-25PI be used as a direct replacement for older EPROMs like the 27C64?
No, the AT28C64E-25PI is not a direct replacement for UV-erasable EPROMs such as the 27C64. While it shares the same 28-pin DIP footprint and JEDEC byte-wide pinout, it requires different write control signals (WE instead of PROG), supports active-low RDY/BUSY, and operates with 5 V-only programming - unlike the 27C64's 12.5 V programming voltage. System-level timing and control logic must be adapted for AT28C64E-25PI integration.
What package type does AT28C64E-25PI use, and is it RoHS compliant?
The AT28C64E-25PI uses a 28-lead plastic DIP (PDIP) package, designated as 28P6 in Atmel's ordering nomenclature. Per Atmel's historical compliance documentation and Microchip's current product change notices, this PDIP variant is leaded (non-RoHS) - intended for legacy industrial and military applications where lead-free exemptions apply. RoHS-compliant alternatives require SOIC or TSOP packages (e.g., AT28C64E-25SI), not the 'PI' suffix.
AT28C64E-25PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 200µs
- Access Time:
- 250 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
AT28C64E-25PI FAQ
1.How can I place an order for AT28C64E-25PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28C64E-25PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28C64E-25PI reliable?
The price and inventory of AT28C64E-25PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28C64E-25PI is usually 5 days.
3.What payment methods are accepted for AT28C64E-25PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28C64E-25PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28C64E-25PI?
AT28C64E-25PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28C64E-25PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28C64E-25PI?
For technical support, including AT28C64E-25PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28C64E-25PI requirements.
6.How does Aetrix verify that AT28C64E-25PI is sourced from the original manufacturer or authorized distributors?
All AT28C64E-25PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28C64E-25PI meets industry standards.
7.What is the process for return or replacement of AT28C64E-25PI?
All AT28C64E-25PI units undergo pre-shipment inspection (PSI). If there is an issue with AT28C64E-25PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28C64E-25PI part is unused and in its original packaging.
Return procedure for AT28C64E-25PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28C64E-25PI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
