My Inquiry
My Account
Microchip Technology AT28HC256E-90DM/883
- Part No.:
- AT28HC256E-90DM/883
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-CDIP (0.600", 15.24mm)
- Datasheet:
-
AT28HC256E-90DM/883.pdf
- Description:
- IC EEPROM 256KBIT PAR 28CERDIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28HC256E-90DM/883 from Microchip Technology is a military-grade 256-Kbit (32,768 × 8) paged parallel EEPROM with 90 ns read access time, 10 ms maximum page write cycle time, and full operation across –55°C to +125°C. It features hardware and software data protection, DATA polling for write completion detection, and JEDEC-approved byte-wide pinout-used in avionics control modules requiring nonvolatile configuration storage under extreme thermal stress.
For engineers reviewing the AT28HC256E-90DM/883 datasheet, AT28HC256E-90DM/883 pinout, AT28HC256E-90DM/883 application, or AT28HC256E-90DM/883 equivalent, this page delivers verified military-spec timing, endurance (10,000 cycles), power behavior (80 mA active / 3 mA standby), and package-specific pin validation for CERDIP/CLCC/Flatpack/PGA variants per MIL-STD-1835.
Technical Context
The AT28HC256E-90DM/883 implements a paged architecture with a 64-byte internal latching register, enabling 1–64-byte writes without external address/data bus hold. Its dual-line chip enable (CE) and output enable (OE) logic supports static RAM-like read/write interfacing while preventing bus contention in multi-master systems.
Write operations are governed by an internal control timer; end-of-write is confirmed via I/O7 DATA polling or I/O6 toggle-bit monitoring. Hardware protection includes VCC sense (<3.8 V inhibit), 5 ms power-on delay, noise filtering (<15 ns pulse rejection), and CE/OE/WE state-dependent write inhibition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 256 Kbit (32,768 × 8) - fixed byte-wide organization; no word-access mode. |
| Read Access Time | 90 ns - guaranteed max tACC and tCE at VCC = 5 V ±10%, TA = –55°C to +125°C. |
| Page Write Cycle Time | 10 ms maximum - applies to all 1–64-byte writes within same A6–A14 page boundary. |
| Endurance | 10,000 write/erase cycles - specified for military-grade qualification per MIL-PRF-38535 Class B. |
| Data Retention | 10 years - minimum retention at +125°C case temperature, verified per qualification test plan. |
| Supply Voltage | 5 V ±10% - single-supply operation; no auxiliary voltage required for programming or erase. |
| Operating Temperature | –55°C to +125°C - full functionality across military case temperature range, not ambient. |
Pinout & Package
AT28HC256E-90DM/883 is supplied in 32-lead CERDIP (MIL-STD-1835 D-10 Config A), with pins 1 and 17 designated "Don't Connect" (DC). Pin functions are JEDEC-standardized and electrically identical across CERDIP, CLCC, Flatpack, and PGA packages.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address Inputs | 15-bit address bus; A6–A14 define 64-byte page boundaries for write operations. |
| I/O0–I/O7 | Bidirectional Data Bus | CMOS/TTL-compatible 8-bit data path; I/O7 used for DATA polling, I/O6 for toggle-bit status. |
| CE | Chip Enable | Active-low device select; falling edge latches address during write; must be low for read/write access. |
| OE | Output Enable | Active-low output gate; high-Z when high, even if CE is low-enables shared-bus arbitration. |
| WE | Write Enable | Active-low write strobe; falling edge initiates byte or page write; controls internal latching sequence. |
| VCC | Power Supply | +5 V ±10% supply; powers core logic and memory array; VCC sense circuitry disables writes below ~3.8 V. |
| GND | Ground Reference | Signal and power return; decoupling required per MIL-STD-1394 for transient immunity. |
| NC/DC | No Connect / Don't Connect | Pins 1 and 17 in CERDIP are unconnected; must remain floating-no pull-up/down or routing. |
Key Features
| Feature | Design Value |
|---|---|
| 64-byte page register | Enables burst loading of up to 64 bytes without re-latching address; reduces host CPU overhead vs. byte-by-byte writes. |
| DATA Polling on I/O7 | Allows real-time write completion detection without timer delays-host reads last written byte until complement flips to true data. |
| Software Data Protection (SDP) | User-configurable lock via 3-byte command sequence (AAh/55h/A0h); prevents accidental writes during power transitions or firmware glitches. |
| VCC power-on delay | 5 ms internal timer prevents writes until supply stabilizes-eliminates need for external POR circuitry in ruggedized designs. |
| 12 V chip erase mode | Full-device erase via 6-byte software code with A9 = 12 V ±0.5 V; enables field reprogramming without UV chamber or programmer socket. |
Applications
| Avionics Configuration Storage | Tactical Radio Firmware Backup |
|---|---|
Use Scenario: Storing flight-critical configuration parameters (e.g., navigation offsets, sensor calibrations) in airborne mission computers operating at –55°C to +125°C. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing deterministic 90 ns read access during real-time control loops. Use Value: Eliminates battery-backed SRAM; retains data through full aircraft power cycling and thermal shock without refresh. | Use Scenario: Preserving encrypted firmware images and cryptographic keys in manpack radios exposed to desert and arctic environments. IC Role / Device Role / Timing Role: Secure boot image repository with software data protection enabled to prevent corruption during brownout events. Use Value: 10,000-cycle endurance ensures >10 years of field updates; 12 V chip erase allows secure key revocation in deployed units. |
| Missile Guidance System Calibration | Subsea Sensor Node Logging |
Use Scenario: Holding factory-calibrated sensor coefficients and trajectory correction tables in inertial measurement units (IMUs) subjected to 20,000 g launch shock. IC Role / Device Role / Timing Role: Radiation-tolerant (Class B) nonvolatile memory with latch-up immunity per MIL-PRF-38535. Use Value: JEDEC byte-wide pinout simplifies PCB layout in constrained missile canisters; DC pins reduce routing complexity. | Use Scenario: Recording pressure/temperature logs over 5-year deployments in deep-ocean observatories where replacement is impossible. IC Role / Device Role / Timing Role: Long-term data logger memory with 10-year data retention validated at +85°C accelerated life testing. Use Value: 3 mA CMOS standby current extends battery life; page write minimizes active time during periodic sampling bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28HC256-90DM/883 | Same die, identical 90 ns / 10 ms spec; differs only in marking per MIL-STD-883 screening level. | Identical military temperature and reliability requirements; both qualified to Class B. | Select AT28HC256E-90DM/883 when extended traceability (YQyywwl date code) and enhanced lot-level documentation per MIL-PRF-38535 are mandated. |
| AT28HC256F-90DM/883 | 3 ms page write cycle (vs. 10 ms); same 90 ns read, 10,000-cycle endurance, and –55°C to +125°C range. | Reduces firmware update latency in time-critical systems; requires verification of host timing margins for tBLC (150 µs byte load window). | Choose AT28HC256F-90DM/883 only when faster write throughput is prioritized and system timing budget accommodates tighter tBLC constraints. |
Compared with AT28HC256-90DM/883 and AT28HC256F-90DM/883, the AT28HC256E-90DM/883 provides identical speed and reliability but adds extended traceability for defense logistics chains-making it optimal for DoD contracts requiring full pedigree documentation without sacrificing performance.
Availability
AT28HC256E-90DM/883 is available at Aetrix Electronics and suitable for avionics control modules, tactical radio firmware backup, and missile guidance calibration requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT28HC256E-90DM/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for aerospace, defense, and industrial markets.
The AT28HC256 product line delivers radiation-tolerant, high-reliability parallel EEPROMs designed specifically for mission-critical systems requiring guaranteed operation across military temperature extremes and long-term data integrity.
FAQ
What does the "E" suffix in AT28HC256E-90DM/883 signify?
The "E" in AT28HC256E-90DM/883 denotes extended traceability per MIL-PRF-38535 Class B requirements-including YQyywwl military date coding, full lot-level documentation, and enhanced screening records. It is not a functional or electrical variant; the AT28HC256E-90DM/883 shares identical timing, endurance, and temperature specs with the base AT28HC256-90DM/883, but provides stricter pedigree for defense procurement compliance.
Does AT28HC256E-90DM/883 support true 100% pin compatibility across CERDIP, CLCC, Flatpack, and PGA packages?
Yes-AT28HC256E-90DM/883 maintains identical pin functions and electrical behavior across all four package types (32-lead CERDIP, 32-lead CLCC, 32-lead Flatpack, 30-pin PGA), per JEDEC byte-wide standard. Pin 1 location and signal mapping (e.g., A0–A14, I/O0–I/O7, CE/OE/WE) are preserved; only mechanical dimensions and mounting differ. The "DM/883" suffix confirms MIL-STD-883 screening applies uniformly regardless of package.
How is write endurance validated for AT28HC256E-90DM/883?
AT28HC256E-90DM/883 endurance is validated at 10,000 write/erase cycles per MIL-PRF-38535 Class B qualification, using accelerated life testing at +125°C case temperature with full data pattern verification. This value reflects worst-case conditions-not typical usage-and is guaranteed across the full military temperature range. Endurance is not derated for lower temperatures or reduced write frequency.
Can AT28HC256E-90DM/883 be used with 3.3 V interface logic?
No-AT28HC256E-90DM/883 requires 5 V ±10% supply and is specified for CMOS/TTL-compatible inputs only. Its VIH minimum is 2.0 V and VIL maximum is 0.8 V, but input thresholds are referenced to VCC, not a separate logic rail. Direct connection to 3.3 V systems risks violating DC input voltage limits (VIN must stay within –0.6 V to VCC + 0.6 V) and may cause unreliable write detection or data corruption. Level-shifting circuitry is mandatory.
What is the purpose of the 64-byte identification EEPROM area in AT28HC256E-90DM/883?
The AT28HC256E-90DM/883 includes 64 bytes of dedicated identification memory (addresses 7FC0H–7FFFH), accessible only when A9 is raised to 12.0 V ±0.5 V. This area is used for permanent device serialization, calibration data stamping, or firmware version tagging-separate from main array writes and immune to standard erase commands. It supports traceability in safety-critical deployments without consuming user memory space.
AT28HC256E-90DM/883 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-CerDip
AT28HC256E-90DM/883 FAQ
1.How can I place an order for AT28HC256E-90DM/883 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28HC256E-90DM/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28HC256E-90DM/883 reliable?
The price and inventory of AT28HC256E-90DM/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28HC256E-90DM/883 is usually 5 days.
3.What payment methods are accepted for AT28HC256E-90DM/883?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28HC256E-90DM/883 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28HC256E-90DM/883?
AT28HC256E-90DM/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28HC256E-90DM/883 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28HC256E-90DM/883?
For technical support, including AT28HC256E-90DM/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28HC256E-90DM/883 requirements.
6.How does Aetrix verify that AT28HC256E-90DM/883 is sourced from the original manufacturer or authorized distributors?
All AT28HC256E-90DM/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28HC256E-90DM/883 meets industry standards.
7.What is the process for return or replacement of AT28HC256E-90DM/883?
All AT28HC256E-90DM/883 units undergo pre-shipment inspection (PSI). If there is an issue with AT28HC256E-90DM/883, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28HC256E-90DM/883 part is unused and in its original packaging.
Return procedure for AT28HC256E-90DM/883:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28HC256E-90DM/883 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
