Microchip Technology AT28HC64B-12JU
- Part No.:
- AT28HC64B-12JU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28HC64B-12JU.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28HC64B-12JU from Atmel is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 120 ns read access time, 10 ms page write cycle, and industrial temperature range (−40°C to +85°C). It supports hardware/software data protection, DATA polling, and toggle-bit write completion detection for embedded control and firmware storage applications.
For engineers reviewing the AT28HC64B-12JU datasheet, AT28HC64B-12JU pinout, AT28HC64B-12JU application, or AT28HC64B-12JU equivalent, key selection criteria include page-write timing (10 ms max), CMOS/TTL compatibility, 5 V ±10% single-supply operation, and PLCC-32 green packaging with VCC sense and noise-filtered write enable.
Technical Context
The AT28HC64B-12JU implements a parallel interface with static RAM-like read/write access-no external timing components required. Its internal 64-byte page register enables simultaneous latching of up to 64 bytes, with address/data capture on falling CE or WE edges and automatic internal programming timing.
Write completion is verified via dual methods: DATA polling (I/O7 complement inversion) and toggle-bit detection (I/O6 toggling during write). Hardware protection includes VCC sense (<3.8 V inhibit), 5 ms power-on delay, OE/CE/WE state-based write inhibition, and 15 ns noise filtering on control inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), sufficient for boot code, calibration tables, or configuration storage in microcontroller systems |
| Read Access Time | 120 ns maximum-meets timing budgets for 8-bit bus interfaces operating up to ~8 MHz |
| Page Write Cycle | 10 ms maximum-enables efficient bulk updates without per-byte overhead |
| VCC Supply | 5 V ±10%-compatible with legacy 5 V logic rails and eliminates need for voltage regulators |
| Standby Current | 100 µA CMOS-supports low-power modes in battery-backed or energy-sensitive systems |
| Endurance | 100,000 write/erase cycles-validates long-term field reliability for infrequent parameter updates |
| Data Retention | 10 years at 85°C-ensures firmware integrity across industrial product lifecycles |
Pinout & Package
AT28HC64B-12JU uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package per JEDEC MS-016, Variation AE, with 1.27 mm pitch and lead coplanarity ≤0.102 mm. Pins 1 and 17 are Don't Connect (DC).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations; A6–A12 define page boundaries for 64-byte writes |
| I/O0–I/O7 | Bidirectional Data Bus | CMOS/TTL-compatible 8-bit data path for read/write operations; I/O7 used for DATA polling, I/O6 for toggle-bit detection |
| CE | Chip Enable | Active-low chip select-must be low with OE low and WE high for read; low with OE high and WE low for write |
| OE | Output Enable | Active-low output control-high during write to prevent bus contention; low only during valid read cycles |
| WE | Write Enable | Active-low write strobe-edge-triggered latching of address/data; filtered against <15 ns noise pulses |
| VCC / GND | Power Supply | Single 5 V supply with decoupling recommended; GND referenced for all input thresholds and output levels |
| NC / DC | No Connect / Don't Connect | Pins 1 and 17 are unconnected-must remain floating per manufacturer specification |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Operation | Writes 1–64 bytes in one internal cycle (10 ms), freeing address/data bus after latching-reduces host CPU overhead vs. byte-by-byte writes |
| Software Data Protection (SDP) | User-enabled/disabled via 3-byte command sequence (AAh/55h/A0h); prevents accidental writes while allowing protected updates using same sequence |
| Hardware Write Inhibit | VCC sense (<3.8 V), 5 ms power-on delay, and noise filtering ensure robustness during brown-out or EMI events |
| End-of-Write Detection | Dual methods: DATA polling (I/O7) and toggle bit (I/O6)-enables deterministic host synchronization without fixed delays |
| Device Identification Area | 64 extra bytes (1FC0h–1FFFh) accessible via 12 V on A9-supports unique serialization or firmware version tracking |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers with no external NVRAM controller. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via parallel bus; 120 ns read time aligns with 8-bit microcontroller wait-state requirements. Use Value: Eliminates need for external write-cycle timers or status polling logic-DATA polling and toggle bit simplify firmware integration. | Use Scenario: Retaining sensor calibration coefficients and device-specific correction factors across power cycles in portable diagnostic equipment. IC Role / Device Role / Timing Role: High-reliability parameter storage with 100,000 endurance cycles and 10-year data retention at 85°C. Use Value: Ensures regulatory-compliant traceability and accuracy stability without battery backup or FRAM cost premium. |
| Automotive Body Control Module (BCM) | Test Equipment Firmware Patch Storage |
Use Scenario: Holding seat/mirror position presets and lighting profiles in automotive BCMs operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfaced directly to 8-bit MCU parallel bus; green (Pb/halide-free) PLCC-32 meets RoHS compliance. Use Value: Hardware write protection prevents corruption during vehicle battery transients; VCC sense blocks writes below 3.8 V. | Use Scenario: Storing field-upgradable firmware patches in automated test systems where full reflash is impractical between production runs. IC Role / Device Role / Timing Role: Page-write capable memory enabling fast patch loading (≤10 ms per 64-byte block) without halting main processor. Use Value: Reduces downtime by supporting incremental updates-software data protection prevents accidental overwrite during hot-swap operations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28HC64B-12SU | Same die, SOIC-28 package (vs. PLCC-32); 120 ns speed grade; identical electrical specs and features | Suitable for surface-mount PCBs with space constraints; lacks PLCC's socket compatibility and thermal mass | Select when board layout favors gull-wing leads and reflow compatibility is prioritized over field-serviceability. |
| ST M48T02-12MH6 | 64 Kbit parallel EEPROM in 28-pin SOIC; 120 ns access; includes built-in lithium battery for real-time clock backup (not present in AT28HC64B-12JU) | Used where RTC + NVRAM integration is required; higher system cost and complexity due to battery management | Choose only if RTC functionality is mandatory; otherwise, AT28HC64B-12JU offers lower BOM cost and simpler power architecture. |
Compared with AT28HC64B-12SU, the AT28HC64B-12JU provides socket-ready PLCC packaging for prototyping and repair, while ST M48T02-12MH6 adds RTC capability at the expense of higher quiescent current and battery lifecycle concerns-neither is pin-compatible, requiring PCB redesign.
Availability
AT28HC64B-12JU is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive body electronics requiring stable component supply, long-term lifecycle support, and green packaging compliance.
Supply support for AT28HC64B-12JU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs.
The AT28HC64B product line delivers high-reliability parallel EEPROMs optimized for embedded systems needing deterministic write timing, hardware/software data protection, and industrial temperature operation without external support circuitry.
FAQ
What is the maximum page write cycle time for AT28HC64B-12JU?
The AT28HC64B-12JU has a maximum page write cycle time of 10 ms under standard conditions. This value is guaranteed across the industrial temperature range (−40°C to +85°C) and applies to all 1–64 byte writes within the same page boundary defined by A6–A12. The AT28HC64BF variant reduces this to 2 ms, but AT28HC64B-12JU does not support that option.
Does AT28HC64B-12JU support both hardware and software write protection?
Yes, AT28HC64B-12JU implements dual-layer protection: hardware features include VCC sense (<3.8 V inhibit), 5 ms power-on delay, and 15 ns noise filtering on WE/CE; software protection is enabled via a three-byte command sequence (AAh/55h/A0h) written to specific addresses. Both mechanisms operate independently and are active by default at power-up.
What package type is used for AT28HC64B-12JU?
AT28HC64B-12JU uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package, designated "32J" in Atmel's ordering guide. Pins 1 and 17 are Don't Connect (DC), and the package complies with JEDEC MS-016, Variation AE. It is Pb/halide-free and rated for industrial temperature operation.
How is write completion detected on AT28HC64B-12JU?
AT28HC64B-12JU supports two independent end-of-write detection methods: DATA polling monitors I/O7, which outputs the complement of the last written byte until completion, then returns true data; toggle bit detection observes I/O6, which toggles between 0 and 1 during the write cycle and stabilizes upon completion. Both methods allow host software to synchronize without fixed timeouts.
Can AT28HC64B-12JU be used with 3.3 V systems?
No, AT28HC64B-12JU requires a single 5 V ±10% supply (4.5 V to 5.5 V) and is not 3.3 V tolerant. Its inputs are CMOS/TTL compatible but specified only for 5 V logic levels; applying 3.3 V to VCC will result in undefined operation and potential data corruption. For 3.3 V systems, consider serial EEPROMs or level-shifting interfaces.
AT28HC64B-12JU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28HC64B-12JU FAQ
1.How can I place an order for AT28HC64B-12JU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28HC64B-12JU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28HC64B-12JU reliable?
The price and inventory of AT28HC64B-12JU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28HC64B-12JU is usually 5 days.
3.What payment methods are accepted for AT28HC64B-12JU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28HC64B-12JU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28HC64B-12JU?
AT28HC64B-12JU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28HC64B-12JU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28HC64B-12JU?
For technical support, including AT28HC64B-12JU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28HC64B-12JU requirements.
6.How does Aetrix verify that AT28HC64B-12JU is sourced from the original manufacturer or authorized distributors?
All AT28HC64B-12JU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28HC64B-12JU meets industry standards.
7.What is the process for return or replacement of AT28HC64B-12JU?
All AT28HC64B-12JU units undergo pre-shipment inspection (PSI). If there is an issue with AT28HC64B-12JU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28HC64B-12JU part is unused and in its original packaging.
Return procedure for AT28HC64B-12JU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28HC64B-12JU Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

