My Inquiry
My Account
Microchip Technology AT28HC64B-12JU-T
- Part No.:
- AT28HC64B-12JU-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28HC64B-12JU-T.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,255
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28HC64B-12JU-T from Microchip Technology (formerly Atmel) is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 120 ns max read access time, page write capability (1–64 bytes), and hardware/software data protection. It operates from a single 5 V ±10% supply and supports industrial temperature range (−40°C to +85°C), commonly used in embedded system configuration storage and firmware parameter retention.
For engineers reviewing the AT28HC64B-12JU-T datasheet, AT28HC64B-12JU-T pinout, AT28HC64B-12JU-T application, or AT28HC64B-12JU-T equivalent, key selection criteria include page write timing (10 ms standard), DATA polling/toggle bit for write completion detection, CMOS/TTL compatibility, and PLCC-32 green packaging compliance.
Technical Context
The AT28HC64B-12JU-T implements a parallel interface with dual-line chip enable (CE) and output enable (OE) control, enabling bus contention avoidance in multi-device systems. Its internal 64-byte page register latches address and data during page writes, freeing the bus for concurrent operations.
Write completion is verified via I/O7 DATA polling (complement-to-data behavior) or I/O6 toggle-bit detection-both usable at any point during tWC. Hardware write inhibition includes VCC sense (<3.8 V), 5 ms power-on delay, noise filtering (<15 ns pulses), and CE/OE/WE logic gating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), organized as byte-addressable nonvolatile storage |
| Read Access Time | 120 ns maximum - defines minimum clock period for synchronous read cycles |
| Page Write Cycle | 10 ms maximum - determines minimum interval between successive page writes |
| Endurance | 100,000 write/erase cycles - specifies guaranteed reprogrammability before wear-out |
| Data Retention | 10 years at 85°C - ensures long-term validity of stored configuration without refresh |
| VCC Supply | 5 V ±10% - compatible with legacy 5 V logic rails and eliminates need for level shifters |
| Standby Current | 100 µA CMOS - enables low-power hold mode in battery-backed or energy-sensitive systems |
Pinout & Package
AT28HC64B-12JU-T is supplied in a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package per JEDEC MS-016, Variation AE, with lead coplanarity ≤0.102 mm and Pb/halide-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations |
| I/O0–I/O7 | Bidirectional Data Bus | Byte-wide parallel interface for read/write data transfer |
| CE | Chip Enable | Active-low global device select; disables outputs and inhibits writes when high |
| OE | Output Enable | Active-low read control; places I/O pins in high-Z when deasserted |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge |
| VCC | Power Supply | +5 V ±10% main supply; powers core logic and I/O buffers |
| GND | Ground Reference | Signal and power return path; required for valid logic thresholds |
| NC / DC | No Connect / Don't Connect | Pins 1 and 17 are unconnected; must remain floating per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Operation | Enables 1–64 byte writes in single tWC cycle, reducing host CPU overhead vs. byte-by-byte programming |
| DATA Polling & Toggle Bit | Allows real-time write status monitoring without timers or external hardware, simplifying firmware integration |
| Software Data Protection (SDP) | User-configurable lock/unlock via 3-byte command sequence at fixed addresses, preventing accidental writes during power transitions |
| Hardware Write Inhibit | VCC sensing, 5 ms power-up delay, and noise filtering eliminate spurious writes during brown-out or EMI events |
| Device Identification Area | 64 extra bytes accessible via A9 = 12 V, enabling unique serialization or calibration data storage |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Retention |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during boot and runtime updates via parallel bus. Use Value: Ensures deterministic startup after power loss and supports field-upgradable parameters without requiring external backup power. | Use Scenario: Holding sensor offset/gain coefficients and regulatory compliance settings in portable diagnostic equipment operating across wide ambient temperatures. IC Role / Device Role / Timing Role: Trusted parameter vault with 10-year data retention at 85°C, accessed only during calibration or service mode. Use Value: Eliminates recalibration drift over time and satisfies IEC 62304 software lifecycle requirements for medical firmware integrity. |
| Telecom Base Station Bootloader Parameters | Automotive Body Control Module Settings |
Use Scenario: Storing MAC addresses, RF channel plans, and fail-safe boot configurations in LTE small-cell base stations subject to frequent firmware updates. IC Role / Device Role / Timing Role: Page-write-optimized storage for infrequent but critical configuration changes, isolated from main flash by separate address space. Use Value: Reduces update latency vs. full-flash reprogramming and avoids corruption risk during partial writes. | Use Scenario: Retaining user preferences (window position, mirror angle, lighting profiles) and diagnostic trouble code history in 12 V automotive ECUs. IC Role / Device Role / Timing Role: 5 V-tolerant EEPROM interfaced directly to microcontroller GPIOs, surviving load-dump transients via built-in VCC sensing. Use Value: Guarantees settings persistence through ignition cycling and meets ISO 7637-2 pulse test requirements without external protection circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28HC64B-12SU | Same die, SOIC-28 package (vs. PLCC-32); 0.300" body width; no lead bending required | Better suited for surface-mount assembly with standard reflow profiles; lower profile than PLCC | Select when board space or automated assembly constraints favor gull-wing leads over J-leads |
| AT28HC64B-12TU | Same die, TSOP-28 package (8 × 13.4 mm); thinner profile (1.20 mm max height) and finer pitch (0.55 mm) | Optimized for compact consumer electronics; requires tighter layout tolerances for signal integrity | Select when Z-height is constrained and PCB real estate is premium, e.g., handheld devices |
Compared with AT28HC64B-12JU-T, the -12SU offers easier SMT placement and lower cost per unit in high-volume SOIC lines, while the -12TU delivers minimal footprint and height for space-constrained designs-neither is pin-compatible due to differing lead counts and mechanical layouts.
Availability
AT28HC64B-12JU-T is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, telecom infrastructure, and automotive body electronics requiring stable component supply across extended product lifecycles.
Supply support for AT28HC64B-12JU-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel EEPROM products including the AT28HC64B family.
The AT28HC64B product line was designed for robust, low-power, parallel-interface nonvolatile storage in industrial and automotive-adjacent applications where 5 V compatibility and page-write efficiency are essential.
FAQ
What is the maximum page write cycle time for AT28HC64B-12JU-T?
The AT28HC64B-12JU-T has a maximum page write cycle time of 10 ms under standard operation. This value is specified in the AC characteristics table and applies to all page sizes (1–64 bytes). Note that the optional AT28HC64BF variant achieves 2 ms, but AT28HC64B-12JU-T does not support this faster timing.
Does AT28HC64B-12JU-T support both DATA polling and toggle bit for write completion detection?
Yes, AT28HC64B-12JU-T supports both methods. DATA polling monitors I/O7 (complement-to-data behavior), while toggle bit observes I/O6 toggling until write completion. Both functions operate independently and may be used at any time during the write cycle, providing flexibility for different firmware architectures.
Can AT28HC64B-12JU-T be used with 3.3 V microcontrollers?
No-AT28HC64B-12JU-T requires a 5 V ±10% supply and is not 3.3 V tolerant. Its inputs are CMOS/TTL compatible but referenced to VCC = 5 V; applying 3.3 V logic levels risks violating VIH (2.0 V min) and VOL (0.4 V max) specifications. Level-shifting circuitry is required for interfacing with 3.3 V hosts.
How is software data protection enabled on AT28HC64B-12JU-T?
Software data protection (SDP) on AT28HC64B-12JU-T is enabled by writing three specific bytes (0xAA, 0x55, 0xA0) to addresses 0x1555, 0x0AAA, and 0x1555 respectively, followed by a write to any address. Once confirmed, SDP remains active through power cycles until explicitly disabled using the 0xAA/0x55/0x80/0xAA/0x20 sequence.
What is the purpose of the extra 64 bytes in AT28HC64B-12JU-T?
The extra 64 bytes in AT28HC64B-12JU-T are reserved for device identification and are accessed by raising A9 to 12.0 V ±0.5 V and using addresses 0x1FC0–0x1FFF. They support unique serialization, calibration data storage, or manufacturing traceability without consuming main array space.
AT28HC64B-12JU-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (11.43x13.97)
AT28HC64B-12JU-T FAQ
1.How can I place an order for AT28HC64B-12JU-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28HC64B-12JU-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28HC64B-12JU-T reliable?
The price and inventory of AT28HC64B-12JU-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28HC64B-12JU-T is usually 5 days.
3.What payment methods are accepted for AT28HC64B-12JU-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28HC64B-12JU-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28HC64B-12JU-T?
AT28HC64B-12JU-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28HC64B-12JU-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28HC64B-12JU-T?
For technical support, including AT28HC64B-12JU-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28HC64B-12JU-T requirements.
6.How does Aetrix verify that AT28HC64B-12JU-T is sourced from the original manufacturer or authorized distributors?
All AT28HC64B-12JU-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28HC64B-12JU-T meets industry standards.
7.What is the process for return or replacement of AT28HC64B-12JU-T?
All AT28HC64B-12JU-T units undergo pre-shipment inspection (PSI). If there is an issue with AT28HC64B-12JU-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28HC64B-12JU-T part is unused and in its original packaging.
Return procedure for AT28HC64B-12JU-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28HC64B-12JU-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
