My Inquiry
My Account
Microchip Technology AT28HC64BF-12SU
- Part No.:
- AT28HC64BF-12SU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT28HC64BF-12SU.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28HC64BF-12SU from Microchip Technology (formerly Atmel) is a 64 Kbit (8K × 8) parallel EEPROM with JEDEC-standard byte-wide pinout, 120 ns maximum read access time, 2 ms page write cycle, and hardware/software data protection. It operates from a single 5 V ±10% supply and supports industrial temperature range (–40°C to +85°C) for embedded control and firmware storage applications.
For engineers reviewing the AT28HC64BF-12SU datasheet, AT28HC64BF-12SU pinout, AT28HC64BF-12SU application, or AT28HC64BF-12SU equivalent, key selection considerations include page-write capability (1–64 bytes), DATA polling and toggle-bit write completion detection, CMOS/TTL compatibility, 100,000 write endurance, and green Pb/halide-free SOIC-28 packaging.
Technical Context
The AT28HC64BF-12SU implements a static RAM-compatible interface with dual-line chip enable (CE) and output enable (OE) control, enabling bus contention avoidance in multi-device systems. Its internal 64-byte page register latches address and data during write operations, freeing the bus for concurrent tasks.
Write cycles are self-timed using an internal control timer; completion is signaled via I/O7 DATA polling (complement-to-data behavior) or I/O6 toggle-bit state change. Hardware protection includes VCC sense (<3.8 V inhibit), 5 ms power-on delay, noise filtering (<15 ns pulse rejection), and CE/OE/WE logic-level write inhibition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), organized as byte-addressable nonvolatile storage |
| Read Access Time | 120 ns max - determines minimum CPU wait-state timing for reliable read cycles |
| Page Write Cycle | 2 ms max - enables burst programming of up to 64 bytes without external timing control |
| Endurance | 100,000 write/erase cycles - supports long-term field firmware updates and configuration logging |
| Data Retention | 10 years at 85°C - ensures data integrity across industrial product lifecycles |
| Supply Voltage | 5 V ±10% - compatible with legacy 5 V logic systems without level-shifting |
| Standby Current | 100 µA CMOS - enables low-power operation in battery-backed or energy-sensitive designs |
Pinout & Package
AT28HC64BF-12SU is supplied in a 28-lead, 0.300" wide plastic gull-wing small outline (SOIC-28) package per JEDEC MS-013, with lead finish compliant with Pb/halide-free requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations (A0 = LSB) |
| I/O0–I/O7 | Bidirectional Data Bus | Byte-wide data path for reads and writes; high-impedance when disabled |
| CE | Chip Enable | Active-low global device select; must be low for any access (read/write) |
| OE | Output Enable | Active-low output gate; controls data bus drive during read only |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge |
| GND / VCC | Power Supply | Ground reference and 5 V supply pins; decoupling required within 10 mm |
| NC | No Connect | Unbonded pins (positions 1, 14, 28); must remain unconnected per design |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-wide Pinout | Direct drop-in replacement for industry-standard SRAM and EPROM sockets without layout changes |
| 64-byte Page Register | Reduces system overhead by allowing up to 64 sequential bytes to be written in one internal cycle |
| DATA Polling (I/O7) | Enables real-time write status monitoring without dedicated interrupt lines or timers |
| Software Data Protection | User-configurable 3-byte command sequence prevents accidental writes during power transitions |
| 12 V Device Identification Area | 64-byte protected region (1FC0H–1FFFH) accessible via A9 = 12 V for unique device serialization |
Applications
| Industrial PLC Firmware Storage | Medical Device Configuration Memory |
|---|---|
Use Scenario: Storing calibrated sensor offsets and operational parameters in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during boot and runtime; requires 120 ns read timing alignment with 8-bit microcontroller buses. Use Value: 10-year data retention and 100,000-cycle endurance ensure parameter persistence over extended maintenance intervals without backup power. | Use Scenario: Holding patient-specific therapy settings and calibration data in portable infusion pumps subject to frequent power cycling. IC Role / Device Role / Timing Role: Reliable parameter archive with software write protection to prevent corruption during brown-out conditions. Use Value: Hardware VCC-sense and 5 ms power-on delay eliminate spurious writes during unstable supply ramp-up. |
| Telecom Line Card Bootloader Storage | Automotive Body Control Module EEPROM |
Use Scenario: Hosting bootloader code and field-upgradable firmware images in carrier-grade DSLAM line cards operating continuously at elevated ambient temperatures. IC Role / Device Role / Timing Role: Parallel EEPROM interfaced to 8-bit bus of dedicated boot controller; 120 ns access meets tight initialization timing budgets. Use Value: Industrial temperature rating (–40°C to +85°C) and green packaging meet NEBS Level 3 and RoHS compliance requirements. | Use Scenario: Storing door lock actuator profiles and lighting dimming curves in automotive BCMs where ESD robustness and supply noise immunity are critical. IC Role / Device Role / Timing Role: Nonvolatile parameter store with hardware noise filtering (15 ns pulse rejection) on WE/CE inputs. Use Value: 100 µA standby current minimizes parasitic drain on vehicle battery during extended parking periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-12JU | Same 64 Kbit architecture but in 32-lead PLCC package; identical AC/DC specs except tACC = 120 ns | Requires PCB redesign due to different footprint and lead count; suited for socketed prototyping or legacy PLCC layouts | Select when PLCC mounting or socket-based development is required; not pin-compatible with SOIC-28 AT28HC64BF-12SU |
| ST M28W640ECB90N6 | 64 Mbit (8M × 8) parallel Flash with 90 ns access; lacks page write and software protection; requires sector erase | Higher density but incompatible write protocol; unsuitable for byte/page-level firmware patching | Choose only if capacity >64 Kbit is mandatory and erase granularity constraints are acceptable |
Compared with AT28HC64BF-12SU, AT28C64B-12JU offers identical functionality in a different package, while ST M28W640ECB90N6 trades EEPROM flexibility (byte-write, no erase) for higher density and slower write architecture - making AT28HC64BF-12SU optimal for applications requiring field-updatable configuration with minimal latency and guaranteed write reliability.
Availability
AT28HC64BF-12SU is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, telecom infrastructure, and automotive body electronics requiring stable component supply across extended product lifecycles.
Supply support for AT28HC64BF-12SU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel EEPROM products including the AT28HC64BF family.
The AT28HC64BF series was designed specifically for byte-erasable, page-writable nonvolatile storage in 5 V embedded systems where SRAM-like interface simplicity, deterministic write timing, and high endurance are essential.
FAQ
What is the maximum page write size supported by the AT28HC64BF-12SU?
The AT28HC64BF-12SU supports page write operations of 1 to 64 bytes per internal programming cycle. All bytes must reside on the same page, defined by address bits A6–A12. The device internally latches the address and data, enabling the host bus to be released immediately after loading the first byte - a key advantage over byte-by-byte programming for firmware updates or configuration blocks.
Does the AT28HC64BF-12SU require external high-voltage circuitry for normal operation?
No, the AT28HC64BF-12SU operates entirely from a single 5 V ±10% supply under standard read and write conditions. Only the optional device identification area (1FC0H–1FFFH) requires 12 V applied to A9 - this is strictly for factory programming or unique serialization and is never used during routine operation of the AT28HC64BF-12SU.
How does the AT28HC64BF-12SU indicate write completion without using an external ready/busy signal?
The AT28HC64BF-12SU provides two hardware-supported methods: DATA polling on I/O7 (returns complement of last written data until complete) and toggle-bit detection on I/O6 (toggles between 0 and 1 during write, then stabilizes). Both methods allow the host processor to poll status synchronously without dedicated control lines - a critical feature for space-constrained or legacy 8-bit designs using the AT28HC64BF-12SU.
Is the AT28HC64BF-12SU pin-compatible with standard SRAM devices?
Yes, the AT28HC64BF-12SU uses a JEDEC-approved byte-wide pinout identical to common 8K × 8 SRAMs (e.g., 6264), including matching A0–A12, I/O0–I/O7, CE, OE, and WE placements. This allows direct substitution in existing SRAM sockets or PCB footprints - though timing and write-handling logic must be adapted to accommodate EEPROM's self-timed write cycles and protection features.
What is the purpose of the extra 64 bytes of EEPROM in the AT28HC64BF-12SU?
The AT28HC64BF-12SU includes an additional 64-byte memory block (addresses 1FC0H–1FFFH) reserved for device identification or tracking. Access requires raising A9 to 12 V ±0.5 V - a deliberate voltage-level separation that prevents accidental writes during normal 5 V operation. This area is commonly used for MAC address storage, calibration constants, or manufacturing lot traceability in systems deploying the AT28HC64BF-12SU.
AT28HC64BF-12SU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 120 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT28HC64BF-12SU FAQ
1.How can I place an order for AT28HC64BF-12SU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28HC64BF-12SU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28HC64BF-12SU reliable?
The price and inventory of AT28HC64BF-12SU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28HC64BF-12SU is usually 5 days.
3.What payment methods are accepted for AT28HC64BF-12SU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28HC64BF-12SU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28HC64BF-12SU?
AT28HC64BF-12SU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28HC64BF-12SU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28HC64BF-12SU?
For technical support, including AT28HC64BF-12SU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28HC64BF-12SU requirements.
6.How does Aetrix verify that AT28HC64BF-12SU is sourced from the original manufacturer or authorized distributors?
All AT28HC64BF-12SU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28HC64BF-12SU meets industry standards.
7.What is the process for return or replacement of AT28HC64BF-12SU?
All AT28HC64BF-12SU units undergo pre-shipment inspection (PSI). If there is an issue with AT28HC64BF-12SU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28HC64BF-12SU part is unused and in its original packaging.
Return procedure for AT28HC64BF-12SU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28HC64BF-12SU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
