Microchip Technology AT28LV010-20TI
- Part No.:
- AT28LV010-20TI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-TFSOP (0.724", 18.40mm Width)
- Datasheet:
-
AT28LV010-20TI.pdf
- Description:
- IC EEPROM 1MBIT PARALLEL 32TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,749
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28LV010-20TI from Atmel is a 1-Mbit (128K × 8) low-voltage paged parallel EEPROM with JEDEC-standard byte-wide pinout, 200 ns read access time, and single 3.3V ± 10% supply operation. It supports automatic 1–128-byte page writes with internal latching and timer control, and delivers 15 mA active current and 20 µA CMOS standby current for embedded systems requiring nonvolatile storage with fast random access and robust data retention.
For engineers reviewing the AT28LV010-20TI datasheet, AT28LV010-20TI pinout, AT28LV010-20TI application, or AT28LV010-20TI equivalent, key selection criteria include industrial temperature range (−40°C to +85°C), hardware/software write protection, DATA polling and toggle-bit write completion detection, and compatibility with SRAM-like bus interface timing in microcontroller-based firmware update and configuration storage designs.
Technical Context
The AT28LV010-20TI implements a paged write architecture with a 128-byte internal page register that latches address and data on falling WE/CE edges, enabling concurrent bus release during internal programming. Its software data protection (SDP) requires a three-byte command sequence (0x5555/0x2AAA/0x5555) before every write, and hardware protection includes VCC power-on delay (~5 ms), noise filtering (<15 ns pulse rejection), and CE/OE/WE inhibit logic.
Write cycle termination is verified via I/O7 DATA polling (complement-to-data → true data transition) or I/O6 toggle-bit behavior, both operable at any point during the ≤10 ms internal programming period. The device uses advanced CMOS nonvolatile technology with 100,000 write cycles endurance and 10-year data retention, and supports full 131,072-word addressing via A0–A16 pins with no external high-voltage programming circuitry required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Mbit (131,072 × 8), enabling firmware image or parameter storage without external memory expansion |
| Read Access Time | 200 ns max - supports direct interface with 5 MHz microcontrollers without wait states |
| Page Write Cycle Time | 10 ms max - enables efficient bulk configuration updates with minimal host CPU blocking |
| Supply Voltage | 3.3V ± 10% - eliminates need for separate 5V rail in modern low-power embedded systems |
| Standby Current | 20 µA (CMOS) - suitable for battery-backed or energy-sensitive applications |
| Endurance | 100,000 write cycles - sufficient for field-upgradable firmware or infrequently modified calibration tables |
| Data Retention | 10 years - meets long-lifecycle requirements for industrial controllers and medical devices |
Pinout & Package
AT28LV010-20TI is available in 32-lead TSOP (32T) package per JEDEC MO-142 DD outline, with 0.5 mm lead pitch and 10.9 mm × 9.9 mm body size. Pin functions are standardized across PDIP, PLCC, and TSOP variants per JEDEC byte-wide pinout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 131,072-word decoding; A7–A16 define page boundaries for 128-byte writes |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface compatible with standard microcontroller data buses; I/O7 used for DATA polling, I/O6 for toggle-bit detection |
| CE | Chip Enable | Active-low chip select; must be low for read/write; high forces outputs to high-impedance state |
| OE | Output Enable | Active-low output control; used with CE to prevent bus contention during reads |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; must be low with CE and high OE for write initiation |
| VCC / GND | Power Supply | Single 3.3V supply with decoupling recommended; ground plane critical for noise immunity during page writes |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Drop-in replacement for industry-standard 28-series EEPROMs and SRAMs without PCB redesign |
| Automatic Page Write | Reduces host CPU overhead by latching up to 128 bytes and executing internal programming autonomously |
| Hardware + Software Write Protection | Prevents accidental writes during power-up/down or EMI events via VCC delay, signal inhibit, and mandatory SDP command |
| DATA Polling & Toggle Bit | Enables real-time write status monitoring without dedicated interrupt lines or fixed timeout delays |
| Industrial Temperature Range | Guaranteed operation from −40°C to +85°C for deployment in harsh environments like factory automation and outdoor telecom equipment |
Applications
| Firmware Configuration Storage | Microcontroller Bootloader Parameter Table |
|---|---|
Use Scenario: Storing calibrated sensor offsets, network MAC addresses, and device serial numbers in industrial PLCs. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed at system startup and runtime via parallel bus. Use Value: Enables field-reprogrammable device identity and calibration without requiring external programming hardware or high-voltage signals. |
Use Scenario: Holding bootloader jump vectors, secure boot keys, and flash update metadata in ARM Cortex-M based edge nodes. IC Role / Device Role / Timing Role: Trusted configuration store accessed during cold reset before main application execution. Use Value: Supports secure, tamper-resistant boot integrity checks using write-protected memory regions and SDP enforcement. |
| Legacy System SRAM Replacement | Embedded Instrumentation Calibration Memory |
Use Scenario: Replacing battery-backed SRAM in legacy test equipment where battery maintenance is impractical. IC Role / Device Role / Timing Role: Drop-in SRAM-compatible nonvolatile memory with identical read timing and bus interface. Use Value: Eliminates battery leakage, shelf-life, and replacement cost while maintaining full system compatibility and 200 ns read performance. |
Use Scenario: Storing multi-point calibration coefficients for precision analog front-ends in medical diagnostic devices. IC Role / Device Role / Timing Role: High-reliability data archive accessed only during calibration routines or service mode. Use Value: Guarantees 10-year coefficient retention and 100,000-cycle endurance for recalibration over product lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar paged parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C010-15PI | 5V-only supply; 150 ns access; no software data protection; 10,000 write cycles | Requires 5V rail; lacks SDP and low-power standby; unsuitable for battery-powered or mixed-voltage systems | Select only when legacy 5V design constraints prohibit voltage translation and write endurance >10K is not required |
| MN63F1002BGP | 3.3V supply; 120 ns access; SPI interface; 100,000 cycles; no parallel bus or page write | Serial interface reduces pin count but increases firmware overhead; incompatible with SRAM-style bus timing | Choose for space-constrained designs where serial interface is acceptable and microcontroller has SPI support |
Compared with AT28C010-15PI and MN63F1002BGP, the AT28LV010-20TI uniquely combines 3.3V operation, JEDEC-compliant parallel interface, automatic page write, and dual hardware/software write protection-making it optimal for SRAM-drop-in upgrades and industrial systems demanding robust, low-power nonvolatile storage with minimal host intervention.
Availability
AT28LV010-20TI is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, and telecommunications infrastructure requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature performance.
Supply support for AT28LV010-20TI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for embedded and industrial applications.
The AT28LV010 belongs to Atmel's low-voltage parallel EEPROM product line, designed specifically for 3.3V systems needing SRAM-compatible nonvolatile storage with high endurance, industrial temperature tolerance, and integrated write protection.
FAQ
What is the operating temperature range for the AT28LV010-20TI?
The AT28LV010-20TI is rated for industrial temperature operation from −40°C to +85°C. This specification is confirmed in the "DC and AC Operating Range" table of the official datasheet (Rev. 0395B–10/98), where the "TI" suffix explicitly denotes the industrial grade variant. The device maintains full electrical performance-including 200 ns read access and 10 ms page write-across this entire range.
Does the AT28LV010-20TI require external high-voltage programming?
No, the AT28LV010-20TI operates exclusively from a single 3.3V ± 10% supply and does not require external high-voltage programming circuitry. All write operations-including the mandatory software data protection (SDP) command sequence and internal page programming-are performed at VCC level. This eliminates the need for charge pumps or voltage boosters, simplifying board design and reducing BOM cost.
How is write completion detected on the AT28LV010-20TI?
Write completion on the AT28LV010-20TI can be detected using either DATA polling on I/O7 (where the complement of the last written byte appears until completion, then true data is returned) or the toggle-bit method on I/O6 (which toggles between 0 and 1 during programming and stabilizes upon completion). Both methods are functional at any time during the ≤10 ms internal write cycle and require no additional hardware signals.
Is the AT28LV010-20TI pin-compatible with standard 28-series EEPROMs?
Yes, the AT28LV010-20TI implements the JEDEC-approved byte-wide pinout, making it pin-compatible with industry-standard 28-series parallel EEPROMs such as the AT28C010 and 28F010. This includes identical placement of A0–A16, I/O0–I/O7, CE, OE, WE, VCC, and GND across all 32-lead packages (TSOP, PDIP, PLCC), enabling drop-in replacement in existing designs.
What is the endurance and data retention specification for the AT28LV010-20TI?
The AT28LV010-20TI guarantees 100,000 write/erase cycles and 10 years of data retention under specified operating conditions. These values are explicitly stated in the "Features" section and "Absolute Maximum Ratings" page of the datasheet (Rev. 0395B–10/98) and are validated using Atmel's advanced nonvolatile CMOS process with internal error correction for extended reliability.
AT28LV010-20TI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-TFSOP (0.724", 18.40mm Width)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 200 ns
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TSOP
AT28LV010-20TI FAQ
1.How can I place an order for AT28LV010-20TI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28LV010-20TI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28LV010-20TI reliable?
The price and inventory of AT28LV010-20TI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28LV010-20TI is usually 5 days.
3.What payment methods are accepted for AT28LV010-20TI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28LV010-20TI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28LV010-20TI?
AT28LV010-20TI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28LV010-20TI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28LV010-20TI?
For technical support, including AT28LV010-20TI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28LV010-20TI requirements.
6.How does Aetrix verify that AT28LV010-20TI is sourced from the original manufacturer or authorized distributors?
All AT28LV010-20TI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28LV010-20TI meets industry standards.
7.What is the process for return or replacement of AT28LV010-20TI?
All AT28LV010-20TI units undergo pre-shipment inspection (PSI). If there is an issue with AT28LV010-20TI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28LV010-20TI part is unused and in its original packaging.
Return procedure for AT28LV010-20TI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28LV010-20TI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

