Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT28LV010-20TU-319

Name: AT28LV010-20TU-319
Brand: Microchip Technology
SKU: AT28LV010-20TU-319
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT28LV010-20TU-319

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 32-TFSOP (0.724", 18.40mm Width)

Datasheet:: AT28LV010-20TU-319.pdf

Description:: IC EEPROM 1MBIT PARALLEL 32TSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,177

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT28LV010-20TU-319 from Atmel is a 1 Mbit (128K × 8) low-voltage paged parallel EEPROM with JEDEC-standard byte-wide pinout, 200 ns read access time, 10 ms maximum page write cycle time, and operation from a single 3.3 V ±10% supply. It supports 1–128-byte page writes with internal latching and DATA polling for write completion detection, and is qualified for industrial temperature range (−40°C to +85°C).

For engineers reviewing the AT28LV010-20TU-319 datasheet, AT28LV010-20TU-319 pinout, AT28LV010-20TU-319 application, or AT28LV010-20TU-319 equivalent, key selection considerations include its 3.3 V-only operation, hardware/software data protection, CMOS standby current of 20 µA, and compatibility with legacy SRAM-style bus interfaces in embedded control and instrumentation systems.

Technical Context

The AT28LV010-20TU-319 implements a paged write architecture with a 128-byte internal page register, enabling burst loading of up to 128 bytes before initiating autonomous internal programming. Address and data are latched on WE/CE edges, and write initiation requires a three-byte Software Data Protection (SDP) command sequence-enabled at all times, unlike standard 5 V EEPROMs.

Write completion is signaled via DATA polling on I/O7 (complement-to-data during write, true data after completion) or toggle-bit behavior on I/O6. The device uses advanced nonvolatile CMOS technology with internal error correction, delivering 10⁵ write cycles endurance and 10-year data retention, and features hardware safeguards including VCC power-on delay, noise filtering on WE/CE, and write-inhibit logic.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	1 Mbit (131,072 × 8), organized as 128K words × 8 bits - directly replaces 128K × 8 SRAM or EPROM in legacy designs without address/data bus expansion.
Read Access Time	200 ns max - enables direct drop-in replacement for 200 ns SRAM in timing-critical microcontroller boot memory or configuration storage.
Page Write Cycle Time	10 ms max - defines worst-case latency for updating firmware patches or calibration tables in field-deployed equipment.
VCC Supply	3.3 V ±10% - eliminates need for level shifters when interfacing with 3.3 V microcontrollers and FPGAs; not compatible with 5 V-only buses.
Standby Current	20 µA CMOS - supports ultra-low-power sleep modes in battery-backed industrial controllers and portable test instruments.
Endurance	10⁵ write cycles - sufficient for daily firmware updates over 27 years, validated per JEDEC JESD22-A117.
Data Retention	10 years at 85°C - ensures long-term reliability in unattended infrastructure monitoring nodes and automotive under-hood modules.

Pinout & Package

AT28LV010-20TU-319 is packaged in a 32-lead Plastic Thin Small Outline Package (TSOP), Type I, 8 mm × 20 mm footprint (JEDEC MO-142 BD), lead-free and halide-free per RoHS.

Pin/Terminal	Circuit Role	Design Meaning
A0–A16	Address Inputs	17-bit address bus supporting full 128K-word addressing; A7–A16 define page boundaries for 128-byte writes.
I/O0–I/O7	Bidirectional Data Bus	8-bit parallel interface compatible with standard microprocessor data buses; I/O7 used for DATA polling, I/O6 for toggle-bit status.
CE	Chip Enable	Active-low chip select; must remain asserted ≥50 ns during reads to prevent data corruption; controls write enable when CE-controlled timing is used.
OE	Output Enable	Active-low output control; high-Z state prevents bus contention; must be high only when both WE and CE are low during SDP command execution.
WE	Write Enable	Active-low write strobe; falling edge latches address; rising edge latches data; initiates SDP sequence or page write when combined with CE.
VCC	Power Supply	3.3 V ±10% supply input; internal power-on delay prevents writes until VCC ≥2.0 V and stabilizes for ≥5 ms.
GND	Ground Reference	Signal and power ground reference for all inputs, outputs, and internal circuitry; decoupling required within 10 mm of VCC pin.
NC	No Connect	Pin 15 and Pin 29 in TSOP package - physically present but internally unconnected; must be left floating or tied to GND per layout guidelines.

Key Features

Feature	Design Value
Software Data Protection (SDP)	Three-byte command sequence (AAh→55h→A0h) required before every write - prevents accidental writes during power-up/down or EMI events without external logic.
DATA Polling & Toggle Bit	Dual, asynchronous write-completion detection on I/O7 (data complement) and I/O6 (toggle) - eliminates need for fixed delays or external timers in host firmware.
128-Byte Page Register	Internal latch holds up to 128 bytes with automatic address/data alignment - reduces host CPU overhead by >90% vs. byte-by-byte writes for firmware updates.
Hardware Write Inhibit	VCC power-on delay, noise filtering (<15 ns pulses rejected), and multi-signal inhibit (CE high / OE low / WE high) - ensures robustness in electrically noisy industrial environments.
Green Packaging	Pb/halide-free TSOP (32T) - meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) for standard SMT assembly.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Data
Use Scenario: Storing user-configurable I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8-bit parallel bus during controller boot and runtime parameter updates. Use Value: 200 ns read access enables real-time parameter recall without interrupting scan cycles; 10⁵ endurance supports daily reconfiguration over 27+ years.	Use Scenario: Holding calibrated sensor offsets, gain coefficients, and regulatory audit logs in portable ultrasound and infusion pump systems requiring FDA 21 CFR Part 11 compliance. IC Role / Device Role / Timing Role: Secure, tamper-resistant data vault with hardware/software write protection to prevent unauthorized calibration changes. Use Value: SDP command enforcement and VCC power-on delay ensure calibration data integrity during brownout conditions and hot-swap events.
Telecom Line Card Boot Firmware	Automotive Body Control Module (BCM) Settings
Use Scenario: Storing boot loader code and FPGA configuration bitstreams in carrier-grade DSLAM and OLT line cards operating in NEBS Level 3 environments. IC Role / Device Role / Timing Role: Parallel EEPROM acting as XIP (eXecute-In-Place) memory for microcontroller initialization prior to DRAM initialization. Use Value: JEDEC byte-wide pinout and SRAM-compatible timing allow reuse of existing PCB layouts; 10-year data retention meets telecom equipment lifecycle requirements.	Use Scenario: Retaining seat/mirror position presets, lighting profiles, and door lock configurations in 12 V automotive BCMs with 3.3 V domain microcontrollers. IC Role / Device Role / Timing Role: Low-voltage nonvolatile memory interfaced directly to 3.3 V MCU GPIOs without level translation. Use Value: 20 µA standby current minimizes parasitic drain on vehicle battery during extended parking; −40°C to +85°C rating covers under-dash thermal zones.

Industrial PLC Configuration Storage

Medical Device Calibration Data

Use Scenario: Storing user-configurable I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation lines.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8-bit parallel bus during controller boot and runtime parameter updates.

Use Value: 200 ns read access enables real-time parameter recall without interrupting scan cycles; 10⁵ endurance supports daily reconfiguration over 27+ years.

Use Scenario: Holding calibrated sensor offsets, gain coefficients, and regulatory audit logs in portable ultrasound and infusion pump systems requiring FDA 21 CFR Part 11 compliance.

IC Role / Device Role / Timing Role: Secure, tamper-resistant data vault with hardware/software write protection to prevent unauthorized calibration changes.

Use Value: SDP command enforcement and VCC power-on delay ensure calibration data integrity during brownout conditions and hot-swap events.

Telecom Line Card Boot Firmware

Automotive Body Control Module (BCM) Settings

Use Scenario: Storing boot loader code and FPGA configuration bitstreams in carrier-grade DSLAM and OLT line cards operating in NEBS Level 3 environments.

IC Role / Device Role / Timing Role: Parallel EEPROM acting as XIP (eXecute-In-Place) memory for microcontroller initialization prior to DRAM initialization.

Use Value: JEDEC byte-wide pinout and SRAM-compatible timing allow reuse of existing PCB layouts; 10-year data retention meets telecom equipment lifecycle requirements.

Use Scenario: Retaining seat/mirror position presets, lighting profiles, and door lock configurations in 12 V automotive BCMs with 3.3 V domain microcontrollers.

IC Role / Device Role / Timing Role: Low-voltage nonvolatile memory interfaced directly to 3.3 V MCU GPIOs without level translation.

Use Value: 20 µA standby current minimizes parasitic drain on vehicle battery during extended parking; −40°C to +85°C rating covers under-dash thermal zones.

Equivalent & Alternatives

The following parts are listed as comparable options for similar paged parallel EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT28C256-15PU	5 V-only supply, 150 ns access, 256 Kbit capacity, no SDP - requires external write protect logic and level shifting for 3.3 V hosts.	Legacy industrial boards with 5 V rails and no SDP requirement; unsuitable for new 3.3 V designs or safety-critical calibration storage.	Select only if maintaining 5 V system compatibility and accepting higher active current (30 mA) and no built-in write protection.
M95M02-DRMN6TP/K	2 Mbit SPI EEPROM, 5 MHz interface, 5 ms write time, 3.3 V operation - serial interface reduces pin count but adds protocol overhead and latency.	Space-constrained designs where PCB real estate limits parallel bus routing; incompatible with SRAM-style bus masters lacking SPI peripherals.	Choose for compact, low-pin-count designs where firmware can accommodate SPI transaction overhead and does not require SRAM-like random access.

Compared with AT28C256-15PU, AT28LV010-20TU-319 offers lower voltage operation, integrated SDP, and better power efficiency but less capacity; versus M95M02-DRMN6TP/K, it delivers deterministic 200 ns read latency and native parallel bus compatibility at the cost of larger footprint and higher pin count.

Availability

AT28LV010-20TU-319 is available at Aetrix Electronics and suitable for industrial PLCs, medical calibration systems, telecom line cards, and automotive body control modules requiring stable component supply, long-lifecycle support, and RoHS-compliant green packaging.

Supply support for AT28LV010-20TU-319 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.

The AT28LV010 product line was designed as a low-voltage, paged parallel EEPROM family to replace obsolete 5 V EPROMs and early EEPROMs in SRAM-compatible embedded systems requiring field-upgradable nonvolatile storage.

FAQ

What is the function of the SDP command sequence for AT28LV010-20TU-319?

The SDP (Software Data Protection) command sequence-writing 0xAA to address 0x5555, then 0x55 to address 0x2AAA, then 0xA0 to address 0x5555-is mandatory before every write operation on the AT28LV010-20TU-319. This three-byte unlock sequence prevents accidental writes during power transitions or noise events. Without it, the AT28LV010-20TU-319 ignores data writes and enters a polling state, ensuring data integrity in mission-critical applications like medical calibration storage.

Can AT28LV010-20TU-319 operate with a 5 V supply?

No, AT28LV010-20TU-319 is strictly a 3.3 V-only device, specified for VCC = 3.3 V ±10% (2.97 V to 3.63 V). Applying 5 V will exceed absolute maximum ratings and cause permanent damage. Its input thresholds (VIL = 0.8 V, VIH = 2.0 V) and internal charge pumps are optimized for 3.3 V operation. For 5 V systems, consider the AT28C256-15PU-but note it lacks SDP and requires external write protection.

How does DATA polling work on AT28LV010-20TU-319?

During a write cycle, reading the last written byte from AT28LV010-20TU-319 returns the complement of that data on I/O7. Once the internal programming completes, I/O7 outputs the true data value. This allows the host microcontroller to poll I/O7 in a loop without fixed delays-reducing firmware complexity and improving system responsiveness. The AT28LV010-20TU-319 supports polling at any time during the write, including immediately after WE assertion.

What is the purpose of the NC pins on the AT28LV010-20TU-319 TSOP package?

The AT28LV010-20TU-319 TSOP package has two NC (No Connect) pins: Pin 15 and Pin 29. These pins are physically present but internally unconnected. Per Atmel's design guidance, they may be left floating or tied to GND to improve mechanical stability and reduce EMI susceptibility-however, they must never be driven or used as signal paths. Their presence maintains JEDEC MO-142 BD package compatibility across the AT28LV010 family.

Does AT28LV010-20TU-319 support byte-level writes without page constraints?

No-AT28LV010-20TU-319 requires all bytes in a single write operation to reside within the same 128-byte page, defined by address bits A7–A16. While individual bytes can be selected using A0–A6, the page address (A7–A16) must remain constant across all WE transitions in one page write cycle. Attempting to cross page boundaries mid-write terminates the load and starts internal programming. This constraint ensures reliable endurance and retention but requires host firmware to manage page alignment.

AT28LV010-20TU-319 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 32-TFSOP (0.724", 18.40mm Width)

Packaging:: Tray

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Mbit

Memory Organization:: 128K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 10ms

Access Time:: 200 ns

Voltage - Supply:: 3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TC)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 32-TSOP

AT28LV010-20TU-319 FAQ

1.How can I place an order for AT28LV010-20TU-319 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT28LV010-20TU-319 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT28LV010-20TU-319 reliable?

The price and inventory of AT28LV010-20TU-319 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28LV010-20TU-319 is usually 5 days.

3.What payment methods are accepted for AT28LV010-20TU-319?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28LV010-20TU-319 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT28LV010-20TU-319?

AT28LV010-20TU-319 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT28LV010-20TU-319 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT28LV010-20TU-319?

For technical support, including AT28LV010-20TU-319 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28LV010-20TU-319 requirements.

6.How does Aetrix verify that AT28LV010-20TU-319 is sourced from the original manufacturer or authorized distributors?

All AT28LV010-20TU-319 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28LV010-20TU-319 meets industry standards.

7.What is the process for return or replacement of AT28LV010-20TU-319?

All AT28LV010-20TU-319 units undergo pre-shipment inspection (PSI). If there is an issue with AT28LV010-20TU-319, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT28LV010-20TU-319 part is unused and in its original packaging.

Return procedure for AT28LV010-20TU-319:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…