Microchip Technology AT28LV64B-25PI
- Part No.:
- AT28LV64B-25PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
AT28LV64B-25PI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,088
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28LV64B-25PI from Atmel is a 64 Kbit (8K × 8) parallel EEPROM with single 3.3 V ±10% supply, 250 ns read access time, 10 ms maximum page write cycle time, and JEDEC-standard byte-wide pinout. It operates across industrial temperature range (–40°C to +85°C) and supports hardware/software data protection for reliable nonvolatile storage in embedded control systems.
For engineers reviewing the AT28LV64B-25PI datasheet, AT28LV64B-25PI pinout, AT28LV64B-25PI application, or AT28LV64B-25PI equivalent, key selection criteria include its low-power CMOS standby current (50 µA), 64-byte page write capability, DATA polling and toggle-bit write completion detection, and compatibility with standard SRAM-like bus interfaces.
Technical Context
The AT28LV64B-25PI implements a static RAM-compatible interface with dual-line chip enable (CE) and output enable (OE) control, enabling flexible bus contention management. Its internal 64-byte page register latches address and data during page writes, freeing the bus for concurrent operations.
Write cycles are governed by an internal control timer and support both byte and page modes, with software data protection requiring a three-command sequence (0xAA, 0x55, 0xA0) at specific addresses before any write. End-of-write detection uses either I/O7 DATA polling or I/O6 toggle-bit behavior-both accessible without external timing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), organized as byte-addressable parallel EEPROM |
| Read Access Time | 250 ns max - determines minimum bus cycle duration for reliable read operations |
| Page Write Cycle Time | 10 ms max - defines worst-case latency before next memory access |
| Supply Voltage | 3.3 V ±10% - enables direct integration into 3.3 V logic systems without level-shifting |
| Standby Current | 50 µA (industrial temp) - supports ultra-low-power hold states in battery-backed systems |
| Endurance | 100,000 write/erase cycles - ensures long-term reliability in firmware update or configuration logging |
| Data Retention | 10 years at 85°C - guarantees data integrity over full industrial product lifecycle |
Pinout & Package
AT28LV64B-25PI is supplied in a 28-pin plastic dual in-line package (PDIP), 0.600" wide, compliant with JEDEC MS-016 AE. Pin 1 is index-marked; pins 1 and 28 are VCC and GND respectively. NC pins are internally unconnected and must remain floating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface for read/write data transfer; high-impedance when disabled |
| CE | Chip Enable | Active-low global device select; disables outputs and inhibits writes when high |
| OE | Output Enable | Active-low output gate; controls data assertion on I/O lines independent of CE |
| WE | Write Enable | Active-low write strobe; initiates byte or page write on falling edge with CE low |
| NC | No Connect | Internally unconnected; must be left floating per JEDEC pinout |
| VCC | Power Supply | +3.3 V ±10% main supply; powers core logic and memory array |
| GND | Ground Reference | Signal and power return path; required for stable operation and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Software Data Protection (SDP) | Three-command unlock sequence prevents accidental writes during power transitions or firmware glitches |
| 64-byte Page Write | Reduces firmware update time by up to 64× vs. byte writes; eliminates external address sequencing logic |
| DATA Polling (I/O7) | Enables host CPU to detect write completion via read-back without fixed delays or timers |
| Toggle Bit (I/O6) | Provides asynchronous write status feedback compatible with interrupt-driven or polling-based drivers |
| 12V Device ID Area | 64 bytes accessible at 7FC0H–7FFFH using A9 = 12 V; supports unique serialization or calibration storage |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing runtime-configurable I/O mapping, alarm thresholds, and operational parameters in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via parallel bus during boot and runtime reconfiguration. Use Value: Ensures parameter persistence across power cycles and supports field-updatable logic without firmware reflashing. |
Use Scenario: Retaining sensor calibration coefficients, usage logs, and safety-critical settings in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, low-power data vault with hardware/software write protection against unintended modification. Use Value: Meets IEC 62304 requirements for data integrity and enables traceable device history without external supervision. |
| Automotive Body Control Module (BCM) | Telecom Line Card Firmware Patch Storage |
Use Scenario: Holding seat/mirror position presets, lighting profiles, and CAN node configuration in automotive BCMs. IC Role / Device Role / Timing Role: Industrial-temp EEPROM interfaced directly to microcontroller's external memory bus. Use Value: Guarantees 10-year data retention at 85°C ambient and withstands 100,000 reprogramming cycles over vehicle lifetime. |
Use Scenario: Storing hot-swappable firmware patches and feature activation keys on carrier-grade line cards. IC Role / Device Role / Timing Role: Parallel-accessible patch repository supporting fast, atomic updates without system reset. Use Value: Enables zero-downtime field upgrades via page-write mode and real-time write-status polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECT | 5 V supply only; 70 ns access; no software data protection; 100K endurance | Requires level-shifting in 3.3 V systems; lacks SDP and page write | Select only if legacy 5 V design and faster access outweigh low-voltage operation and data security needs |
| Microchip 25LC640A-I/P | SPI serial interface; 3.3 V; 5 ms write cycle; no page write; 1M endurance | Reduces pin count but adds protocol overhead; incompatible bus architecture | Choose for space-constrained designs where serial interface and higher endurance justify slower write throughput |
Compared with ST M28W640ECT and Microchip 25LC640A-I/P, the AT28LV64B-25PI uniquely combines 3.3 V parallel operation, JEDEC pin compatibility, integrated page write, and dual-layer (hardware + software) write protection-making it optimal for SRAM-replacement upgrades and industrial control systems demanding deterministic timing and robust data integrity.
Availability
AT28LV64B-25PI is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive electronics requiring stable component supply, long-term data retention, and proven EEPROM reliability across extended temperature ranges.
Supply support for AT28LV64B-25PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs.
The AT28LV64B series was designed for embedded systems requiring pin-compatible, low-voltage EEPROM replacement of older 5 V devices-targeting industrial control, telecom infrastructure, and automotive subsystems where reliability and ease of integration are critical.
FAQ
What is the operating temperature range for AT28LV64B-25PI?
The AT28LV64B-25PI is rated for industrial temperature operation from –40°C to +85°C. This specification is confirmed in the "DC and AC Operating Range" table of the datasheet, where the "-25PI" suffix explicitly denotes the industrial-grade PDIP variant. The device maintains full functionality-including 250 ns read access and 10 ms page write-across this entire range, with standby current specified at 50 µA maximum at 85°C.
Does AT28LV64B-25PI support true parallel byte writes without external timing components?
Yes, the AT28LV64B-25PI supports autonomous byte and page writes using an internal control timer. Once the write sequence is initiated (with proper software data protection unlock), the device self-times the programming operation-no external clocks, timers, or delay loops are needed. The end of write is signaled via DATA polling on I/O7 or toggle-bit behavior on I/O6, enabling fully deterministic host-side control without fixed wait states.
How does the software data protection (SDP) mechanism work in AT28LV64B-25PI?
The AT28LV64B-25PI requires a mandatory three-step unlock sequence before any write: write 0xAA to address 0x5555, write 0x55 to address 0x2AAA, then write 0xA0 to address 0x5555. Only after this exact sequence is completed will subsequent writes to any address be executed. Attempts without the sequence trigger internal timers but write no data-ensuring immunity to power-supply transients or spurious bus activity.
Can AT28LV64B-25PI be used as a drop-in replacement for older 5 V EEPROMs like AT28C64B?
No, AT28LV64B-25PI is not a drop-in replacement for 5 V devices such as AT28C64B. It operates exclusively at 3.3 V ±10% and has different DC input voltage thresholds (VIH = 2.0 V, VIL = 0.6 V), making it incompatible with 5 V logic levels without level translation. While pinout is JEDEC byte-wide compatible, voltage domain mismatch prevents direct substitution without circuit redesign.
What package type does AT28LV64B-25PI use, and are all pins electrically functional?
AT28LV64B-25PI uses a 28-pin plastic dual in-line package (PDIP), designated "28P6" in Atmel's ordering guide. Of the 28 pins, 24 are functional (A0–A12, I/O0–I/O7, CE, OE, WE, VCC, GND); pins 12 and 25 are marked "NC" (No Connect) and must remain unconnected. Pin 1 is index-marked; pin 14 is GND and pin 28 is VCC-consistent with JEDEC MS-016 AE mechanical standard.
AT28LV64B-25PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 250 ns
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
AT28LV64B-25PI FAQ
1.How can I place an order for AT28LV64B-25PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28LV64B-25PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28LV64B-25PI reliable?
The price and inventory of AT28LV64B-25PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28LV64B-25PI is usually 5 days.
3.What payment methods are accepted for AT28LV64B-25PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28LV64B-25PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28LV64B-25PI?
AT28LV64B-25PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28LV64B-25PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28LV64B-25PI?
For technical support, including AT28LV64B-25PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28LV64B-25PI requirements.
6.How does Aetrix verify that AT28LV64B-25PI is sourced from the original manufacturer or authorized distributors?
All AT28LV64B-25PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28LV64B-25PI meets industry standards.
7.What is the process for return or replacement of AT28LV64B-25PI?
All AT28LV64B-25PI units undergo pre-shipment inspection (PSI). If there is an issue with AT28LV64B-25PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28LV64B-25PI part is unused and in its original packaging.
Return procedure for AT28LV64B-25PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28LV64B-25PI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

