Microchip Technology AT29C010A-90JU
- Part No.:
- AT29C010A-90JU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT29C010A-90JU.pdf
- Description:
- IC FLASH 1MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,558
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT29C010A-90JU from Atmel is a 1-megabit (128K × 8) 5-volt-only Flash memory IC organized as 131,072 words × 8 bits, featuring 70 ns read access time, 10 ms sector program cycle time, and 10,000 write/erase endurance cycles. It supports in-system reprogramming via sector-based architecture with 1024 sectors of 128 bytes each, and includes hardware/software data protection for industrial embedded firmware storage applications.
For engineers reviewing the AT29C010A-90JU datasheet, AT29C010A-90JU pinout, AT29C010A-90JU application, or AT29C010A-90JU equivalent, key selection considerations include its 90 ns AC timing specification, PLCC-32 package, dual 8K boot block lockout, DATA polling and toggle bit programming status detection, and compatibility with standard EPROM read interfaces.
Technical Context
The AT29C010A-90JU implements a sector-erase-and-program architecture where 128-byte sectors are internally latched before simultaneous programming, freeing the address/data bus during tWC = 10 ms internal cycle. Its control logic responds to CE/OE/WE combinations per JEDEC-compliant Flash operation modes, including hardware product identification (A9 = 12 V) and software entry via 3-byte command sequences at 5555H/2AAAH.
It integrates dual independent 8K-byte boot blocks with programmable lockout-activated by a 7-command sequence-and supports both hardware VCC sense (inhibit below 3.8 V) and noise filtering (<15 ns pulse rejection on WE/CE). DATA polling on I/O7 and toggle bit monitoring on I/O6 provide deterministic end-of-program detection without external timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Mbit (131,072 × 8), enabling firmware storage for 8051/Cortex-M0 microcontrollers with full bootloader + application space |
| Read Access Time | 90 ns max - meets timing for 10 MHz Z80 or 8-bit MCU bus interfaces without wait states |
| Sector Size | 128 bytes across 1024 sectors - allows fine-grained firmware updates without erasing entire device |
| Program Cycle Time | 10 ms per sector - enables predictable field firmware patching with bounded latency |
| Endurance | >10,000 write/erase cycles per sector - supports 5+ years of daily field updates in industrial controllers |
| Supply Voltage | 5 V ±10% - compatible with legacy 5 V logic rails and eliminates need for dedicated programming voltage |
| Standby Current | 300 µA (industrial range) - suitable for battery-backed real-time clock modules with nonvolatile config storage |
Pinout & Package
AT29C010A-90JU is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC-32), compliant with JEDEC MS-016 Variation AE, with 1.27 mm pitch, 12.45 mm × 14.95 mm body, and 3.35 mm max height. Pin 1 identifier is a corner notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 128K-word addressing; A7–A16 select sector, A0–A6 select byte within sector |
| I/O0–I/O7 | Bidirectional Data Bus | CMOS/TTL-compatible 8-bit data path; I/O7 used for DATA polling, I/O6 for toggle bit status monitoring |
| CE | Chip Enable | Active-low chip select; must be low with OE low and WE high for read; used with WE for byte load initiation |
| OE | Output Enable | Active-low output control; high-Z when high, enabling bus sharing; must be high during programming |
| WE | Write Enable | Active-low write strobe; controls byte loading and initiates sector programming when CE is also low |
| VCC | Power Supply | +5 V ±10% supply; powers core logic and I/O buffers; internal VCC sense disables programming if <3.8 V |
| GND | Ground | Reference for all inputs/outputs; decoupling capacitor required near VCC pin per layout guidelines |
| NC | No Connect | Two unconnected pins (PLCC positions 13 & 31); must remain floating - no external pull-up/down |
Key Features
| Feature | Design Value |
|---|---|
| Single 5V Reprogramming | Eliminates need for 12 V programming voltage, simplifying system power design and enabling in-circuit updates via standard logic-level signals |
| Dual Boot Block Lockout | Independent 8K-byte lockout for lower (0x0000–0x1FFF) and upper (0x1E000–0x1FFFF) memory regions prevents accidental overwrite of bootloader code |
| Hardware Data Protection | VCC sense, 5 ms power-on delay, and 15 ns input noise filtering prevent spurious writes during power transients or EMI events |
| Software Data Protection | Three-command enable/disable sequence (5555H/2AAAH/A0H or 80H) provides user-controlled write lock independent of hardware state |
| DATA Polling & Toggle Bit | I/O7 complement output and I/O6 toggling allow host MCU to poll completion without fixed delays or external interrupt lines |
Applications
| Industrial PLC Firmware Storage | Legacy Embedded System Bootloader |
|---|---|
Use Scenario: Storing firmware images and configuration parameters in programmable logic controllers operating continuously in factory environments. IC Role / Device Role / Timing Role: Nonvolatile program memory holding boot code, ladder logic, and I/O mapping tables; accessed via parallel bus during cold start and runtime updates. Use Value: 10,000-cycle endurance and industrial temperature rating (-40°C to +85°C) ensure reliable field upgrades over 10+ year service life without recalibration. | Use Scenario: Hosting boot code for 8051- or Z80-based medical instruments requiring secure startup and field firmware patches. IC Role / Device Role / Timing Role: Primary boot ROM with locked lower 8K block containing validated initialization routines; upper memory holds application firmware updated via serial interface. Use Value: Dual boot block lockout prevents corruption of critical startup code while allowing safe application updates via sector erase - no risk of bricking the device. |
| Automotive Diagnostic Tool Memory | Point-of-Sale Terminal Configuration |
Use Scenario: Storing OBD-II protocol definitions, vehicle-specific calibration tables, and update history logs in handheld diagnostic scanners. IC Role / Device Role / Timing Role: Field-upgradable Flash memory mapped into microcontroller address space; programmed via JTAG or UART-to-parallel bridge during service intervals. Use Value: 90 ns read timing ensures zero-wait-state execution of diagnostic routines on 8 MHz MCUs; green (Pb/halide-free) packaging meets automotive RoHS requirements. | Use Scenario: Retaining tax rate tables, language packs, and merchant-specific settings across power cycles in retail EFTPOS terminals. IC Role / Device Role / Timing Role: Persistent configuration store accessed during boot and transaction processing; updated only during firmware version changes or regulatory compliance updates. Use Value: 300 µA CMOS standby current extends backup battery life beyond 5 years; software data protection prevents unauthorized parameter modification via malicious host commands. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM29LV010B-90JC | 3.3 V core with 5 V tolerant I/O; 90 ns read; 1 Mbit (128K × 8); requires VPP = 12 V for programming | Designed for mixed-voltage systems; not 5 V-only - needs level-shifting or dual-supply design | Select if migrating to lower-power 3.3 V platforms; avoid if maintaining legacy 5 V-only bus architecture |
| MX29LV160ETTI-90G | 16 Mbit (2M × 8); 90 ns read; 3 V supply; CFI-compliant; top/bottom boot sectors | Higher density with standardized command set; lacks hardware product ID mode and PLCC-32 option | Choose for new designs needing larger firmware capacity and industry-standard CFI interface; not drop-in for AT29C010A-90JU footprint |
Compared with AM29LV010B-90JC and MX29LV160ETTI-90G, the AT29C010A-90JU offers true 5 V-only operation and PLCC-32 packaging ideal for retrofitting legacy industrial controllers, whereas alternatives require voltage translation or PCB redesign despite similar timing performance.
Availability
AT29C010A-90JU is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy embedded system bootloaders, and automotive diagnostic tool memory requiring stable component supply and long-term lifecycle support.
Supply support for AT29C010A-90JU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, is a fabless semiconductor company specializing in microcontrollers, Flash memory, and wireless solutions for industrial, automotive, and consumer applications.
The AT29C010A belongs to Atmel's 5-volt Flash memory product line, designed specifically for in-system reprogrammability in legacy 5 V embedded systems where simplicity, reliability, and EPROM-like interface compatibility are critical.
FAQ
What is the maximum operating temperature range for the AT29C010A-90JU?
The AT29C010A-90JU is rated for industrial temperature operation from -40°C to +85°C. This range is confirmed in the "DC and AC Operating Range" section of the datasheet, where it specifies that the -90 speed grade supports this full industrial range under 5 V ±10% supply conditions. The PLCC-32 package construction and Atmel's CMOS process ensure stable parametric performance across this interval without derating.
Does the AT29C010A-90JU require a high-voltage programming signal?
No, the AT29C010A-90JU does not require high-voltage programming. It operates with single 5 V ±10% supply for both read and program functions. Programming is initiated using standard logic-level WE and CE signals, with internal charge pumps generating necessary voltages. This eliminates the need for external 12 V sources or level shifters, distinguishing it from older EPROMs and some competing Flash devices like the AM29LV010B.
How is programming completion detected on the AT29C010A-90JU?
Programming completion on the AT29C010A-90JU is detected using either DATA polling on I/O7 or the toggle bit on I/O6. During programming, reading the last loaded byte returns the complement of the data on I/O7; when complete, true data appears. Alternatively, I/O6 toggles between 0 and 1 until completion, then stabilizes. Both methods are fully documented in Sections 4.7 and 4.8 of the AT29C010A-90JU datasheet and require no external hardware.
Can the boot blocks of the AT29C010A-90JU be independently locked?
Yes, the AT29C010A-90JU features two independent 8K-byte boot blocks - one at the lowest addresses (0x0000–0x1FFF) and one at the highest (0x1E000–0x1FFFF) - each with separately activatable programming lockout. Activation requires a unique 7-command sequence per block, and once enabled, neither block can be erased or programmed, though remaining memory remains fully writable. This is detailed in Section 4.10 and Figure 27 of the AT29C010A-90JU datasheet.
What package type is used for the AT29C010A-90JU?
The AT29C010A-90JU uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC-32) package, identified by the "JU" suffix in the ordering code. Its mechanical dimensions conform to JEDEC MS-016 Variation AE, with 1.27 mm lead pitch, 12.45 mm × 14.95 mm body size, and pin 1 marked by a corner notch. This package is socket-compatible with standard PLCC-32 sockets used in industrial programming and test fixtures.
AT29C010A-90JU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT29C010A-90JU FAQ
1.How can I place an order for AT29C010A-90JU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT29C010A-90JU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT29C010A-90JU reliable?
The price and inventory of AT29C010A-90JU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT29C010A-90JU is usually 5 days.
3.What payment methods are accepted for AT29C010A-90JU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT29C010A-90JU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT29C010A-90JU?
AT29C010A-90JU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT29C010A-90JU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT29C010A-90JU?
For technical support, including AT29C010A-90JU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT29C010A-90JU requirements.
6.How does Aetrix verify that AT29C010A-90JU is sourced from the original manufacturer or authorized distributors?
All AT29C010A-90JU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT29C010A-90JU meets industry standards.
7.What is the process for return or replacement of AT29C010A-90JU?
All AT29C010A-90JU units undergo pre-shipment inspection (PSI). If there is an issue with AT29C010A-90JU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT29C010A-90JU part is unused and in its original packaging.
Return procedure for AT29C010A-90JU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT29C010A-90JU Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

