My Inquiry
My Account
Microchip Technology AT29C010A-90JU-T
- Part No.:
- AT29C010A-90JU-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT29C010A-90JU-T.pdf
- Description:
- IC FLASH 1MBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,351
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT29C010A-90JU-T from Atmel is a 1 Mbit (128K × 8) 5V-only Flash memory IC designed for in-system reprogrammability in embedded firmware storage applications. It features 70 ns read access time, 10 ms sector program cycle time, 10,000 write/erase endurance, and dual 8K-byte boot blocks with independent programming lockout. Used in industrial microcontroller boot code storage where reliable field-upgradable nonvolatile memory is required.
For engineers reviewing the AT29C010A-90JU-T datasheet, AT29C010A-90JU-T pinout, AT29C010A-90JU-T application, or AT29C010A-90JU-T equivalent, key selection criteria include sector-based 128-byte programming, hardware/software data protection, DATA polling and toggle-bit end-of-write detection, and PLCC-32 packaging compatible with legacy socketed designs.
Technical Context
The AT29C010A-90JU-T implements a sector-erase architecture with 1024 × 128-byte sectors, enabling selective reprogramming without full-chip erasure. Its internal address/data latches support concurrent bus release during 128-byte load phases, and an integrated timer automates erase-and-program sequencing upon command initiation.
It supports both hardware-level VCC-sense and noise-filtering protection against spurious writes, plus software-controlled data protection requiring a three-byte unlock sequence before each sector program. Boot block lockout operates independently on lower (0x0000–0x1FFF) and upper (0xFE000–0xFFFF) 8K-byte regions using a seven-command enable algorithm.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Mbit (131,072 × 8), organized as 128K words × 8 bits - supports full firmware image storage for 8-bit/16-bit MCUs. |
| Read Access Time | 90 ns max - enables direct execution from memory (XIP) in systems with ≤11 MHz bus timing. |
| Sector Size | 128 bytes per sector - balances granularity and overhead for partial firmware updates without full chip erase. |
| Program Cycle Time | 10 ms per sector - deterministic timing allows precise host-side timeout management during field upgrades. |
| Endurance | >10,000 write/erase cycles per sector - supports frequent firmware revision in industrial control and telecom equipment. |
| Supply Voltage | 5V ±10% - eliminates need for dedicated programming voltage, simplifying power design in 5V-only systems. |
| Standby Current | 300 µA (industrial range) - reduces quiescent power in always-on embedded devices with infrequent firmware access. |
Pinout & Package
AT29C010A-90JU-T is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC-32), compliant with JEDEC MS-016 Variation AE, with lead coplanarity ≤0.102 mm and body dimensions 12.45 × 14.95 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 128K-word addressing; A7–A16 define sector address during programming. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface for read/write operations; I/O7 used for DATA polling, I/O6 for toggle-bit status monitoring. |
| CE | Chip Enable | Active-low chip select; must be low for read/program; high disables outputs and enables CMOS standby mode. |
| OE | Output Enable | Active-low output control; used with CE to manage bus contention; must be high during programming. |
| WE | Write Enable | Active-low write strobe; initiates byte load and sector programming; requires precise 90 ns pulse width. |
| NC | No Connect | Two unconnected pins (PLCC pins 15 & 31); must remain floating - no external connection or pull-up/down. |
| VCC | Power Supply | +5V ±10% supply input; internal VCC sense circuitry inhibits programming if voltage drops below 3.8V. |
| GND | Ground | Reference ground for all signals and power; requires low-impedance connection to minimize noise during programming. |
Key Features
| Feature | Design Value |
|---|---|
| Single-cycle sector erase + program | Eliminates separate erase command step - reduces firmware update latency and host controller complexity. |
| Dual independent boot block lockout | Enables secure storage of bootloader code in either lowest or highest 8K region, preventing accidental overwrite during application updates. |
| DATA polling & toggle-bit status | Allows real-time, non-blocking detection of program completion using standard read cycles - no dedicated status register or extra pins needed. |
| Hardware + software data protection | Combines VCC-sense, 5 ms power-on delay, and 3-byte unlock sequence to prevent corruption during brown-out or noise events. |
| CMOS/TTL-compatible I/O | Supports direct interfacing with both legacy 5V TTL and modern CMOS microcontrollers without level-shifting circuitry. |
Applications
| Industrial PLC Firmware Storage | Legacy Embedded System Boot Code |
|---|---|
Use Scenario: Storing and updating ladder logic firmware in programmable logic controllers operating in harsh factory environments with wide temperature swings. IC Role / Device Role / Timing Role: Nonvolatile boot memory holding initialization routines and runtime firmware; accessed at power-on reset and during over-the-air updates. Use Value: Sector-level programming enables incremental firmware patches without full chip erase, minimizing downtime during maintenance windows. | Use Scenario: Providing boot code for 8051- or Z80-based medical instrumentation where long-term component availability and field upgrade capability are critical. IC Role / Device Role / Timing Role: Primary boot ROM mapped to CPU's reset vector; delivers first instruction stream after power-up or watchdog reset. Use Value: Dual boot block lockout ensures bootloader integrity while allowing application code updates in remaining memory space. |
| Telecom Line Card Configuration | Automated Test Equipment Calibration Data |
Use Scenario: Holding configuration profiles and protocol stacks for modular telecom line cards deployed across multiple carrier networks. IC Role / Device Role / Timing Role: Field-programmable configuration store accessed via parallel bus during card initialization and hot-swap events. Use Value: 10,000-cycle endurance supports repeated reconfiguration during network provisioning and service changes. | Use Scenario: Storing calibration coefficients and sensor compensation tables in benchtop test instruments requiring traceable, tamper-resistant data retention. IC Role / Device Role / Timing Role: Secure nonvolatile parameter store; write-protected via software lockout after factory calibration. Use Value: Hardware VCC-sense and noise filtering prevent accidental corruption during power cycling or ESD events in lab environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT29LV010A-12JC | 3V core operation (3.0–3.6V), 120 ns access, same 1 Mbit density and PLCC-32 package | Designed for low-power portable systems; lacks 5V tolerance and boot block lockout feature | Select only when migrating to 3V system architecture and sacrificing industrial-grade 5V compatibility. |
| MX29LV160CBTI-90G | 16 Mbit density, 90 ns access, TSOP-48 package, CFI-compliant command set, no boot block lockout | Targets higher-density embedded Linux boot storage; requires different pinout and initialization sequence | Choose for scalable future-proofing where board redesign and firmware driver updates are acceptable. |
Compared with AT29C010A-90JU-T, AT29LV010A-12JC offers lower voltage operation but removes 5V system compatibility and boot security; MX29LV160CBTI-90G provides greater capacity and industry-standard CFI interface but abandons the proven sector-lock architecture and PLCC-32 footprint critical for legacy replacement.
Availability
AT29C010A-90JU-T is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy embedded system boot code, and telecom line card configuration requiring stable component supply and long-lifecycle support.
Supply support for AT29C010A-90JU-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, is a semiconductor manufacturer specializing in microcontrollers, Flash memory, and secure authentication devices.
The AT29C010A product line was engineered for cost-sensitive, 5V-only embedded systems needing field-upgradable firmware storage with robust data integrity - particularly targeting industrial control, telecom infrastructure, and legacy instrumentation markets.
FAQ
What is the maximum operating temperature range for the AT29C010A-90JU-T?
The AT29C010A-90JU-T is rated for industrial temperature operation from –40°C to +85°C. This range is validated by its DC and AC specifications, including 300 µA standby current and 90 ns read access time across the full span. The device uses Atmel's nonvolatile CMOS process to ensure reliability under thermal stress, making it suitable for deployment in factory automation and outdoor telecom enclosures where ambient temperatures exceed commercial limits.
Does the AT29C010A-90JU-T require external high-voltage programming circuitry?
No, the AT29C010A-90JU-T does not require external high-voltage programming circuitry. It is a 5-volt-only Flash memory: all programming commands execute using standard 5V logic levels, with internal charge pumps generating necessary voltages. The datasheet confirms that no VPP pin or external 12V supply is needed - simplifying PCB layout and eliminating associated safety and regulation concerns in end equipment.
How does the boot block lockout feature work on the AT29C010A-90JU-T?
The AT29C010A-90JU-T provides two independent 8K-byte boot blocks - one at the lowest addresses (0x0000–0x1FFF) and one at the highest (0xFE000–0xFFFF). Lockout is enabled via a seven-command software sequence; once activated, neither block can be erased or programmed. Status is readable via Software Product Identification mode: reading address 0x00002 returns 0xFE if unlocked or 0xFF if locked for the lower block, and 0x1FFF2 for the upper block.
Can the AT29C010A-90JU-T be used in new designs despite the "Not Recommended for New Design" note?
While the original Atmel datasheet carries a "Not Recommended for New Design" notice due to obsolescence planning, the AT29C010A-90JU-T remains actively stocked and supported by Aetrix Electronics with verified traceable supply chains. Its proven reliability, PLCC-32 footprint compatibility, and mature ecosystem make it viable for legacy refresh, repair, and long-lifecycle industrial programs where redesign risk outweighs component transition costs.
What methods does the AT29C010A-90JU-T provide to detect program completion?
The AT29C010A-90JU-T provides two hardware-verified methods: DATA polling on I/O7 (complement of loaded data during programming, true data upon completion) and toggle-bit detection on I/O6 (toggling between 0/1 during programming, steady state upon completion). Both operate using standard read cycles - no special status registers or command sequences are required, enabling simple, interrupt-driven host firmware implementation.
AT29C010A-90JU-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT29C010A-90JU-T FAQ
1.How can I place an order for AT29C010A-90JU-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT29C010A-90JU-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT29C010A-90JU-T reliable?
The price and inventory of AT29C010A-90JU-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT29C010A-90JU-T is usually 5 days.
3.What payment methods are accepted for AT29C010A-90JU-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT29C010A-90JU-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT29C010A-90JU-T?
AT29C010A-90JU-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT29C010A-90JU-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT29C010A-90JU-T?
For technical support, including AT29C010A-90JU-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT29C010A-90JU-T requirements.
6.How does Aetrix verify that AT29C010A-90JU-T is sourced from the original manufacturer or authorized distributors?
All AT29C010A-90JU-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT29C010A-90JU-T meets industry standards.
7.What is the process for return or replacement of AT29C010A-90JU-T?
All AT29C010A-90JU-T units undergo pre-shipment inspection (PSI). If there is an issue with AT29C010A-90JU-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT29C010A-90JU-T part is unused and in its original packaging.
Return procedure for AT29C010A-90JU-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT29C010A-90JU-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
