My Inquiry
My Account
Microchip Technology AT29C020-90PC
- Part No.:
- AT29C020-90PC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-DIP (0.600", 15.24mm)
- Datasheet:
-
AT29C020-90PC.pdf
- Description:
- IC FLASH 2MBIT PARALLEL 32DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,698
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT29C020-90PC from Atmel is a 2-megabit (256K × 8) 5-volt-only Flash memory IC used for nonvolatile program storage in embedded systems, supporting sector-based reprogramming with 1024 × 256-byte sectors, 70 ns read access (for -70 variant), and 90 ns read access (for -90 variant), with hardware/software data protection and boot block lockout - deployed in industrial controllers and firmware update modules.
For engineers reviewing the AT29C020-90PC datasheet, AT29C020-90PC pinout, AT29C020-90PC application, or AT29C020-90PC equivalent, key selection considerations include 5V-only operation, sector erase/program timing (10 ms), DATA polling/Toggle Bit status detection, CMOS/TTL compatibility, and industrial temperature support (-40°C to +85°C).
Technical Context
The AT29C020-90PC implements a sector-programmable Flash architecture with internal address/data latches for 256-byte loads, automatic erase-and-program sequencing per sector, and dual-line chip enable (CE)/output enable (OE) control to prevent bus contention during read cycles. It uses standard 5V logic levels without high-voltage programming signals.
Its software data protection relies on a three-byte command sequence (AAh/55h/A0h) written to specific addresses (5555h/2AAAh/5555h), while hardware protection includes VCC sense (<3.8V inhibit), 5 ms power-on delay, and noise filtering on WE/CE inputs (rejecting <15 ns pulses).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 Mbit (262,144 × 8-bit), organized as 256K bytes - supports firmware image storage up to ~256 KB. |
| Read Access Time | 90 ns max (AT29C020-90 variant) - determines minimum CPU wait-state requirement for zero-wait-state reads at ≤11 MHz. |
| Sector Size | 256 bytes per sector (1024 total sectors) - enables fine-grained firmware updates without full-chip erasure. |
| Program Cycle Time | 10 ms per sector - defines minimum time between successive sector writes in field-upgrade sequences. |
| Endurance | >10,000 write/erase cycles per sector - qualifies for infrequent but mission-critical firmware revision use over 10+ years. |
| Supply Voltage | 5.0 V ±10% - eliminates need for dedicated programming voltage rails; compatible with legacy 5V system buses. |
| Standby Current | 100 µA (CMOS, commercial) / 300 µA (industrial) - enables low-power retention in battery-backed systems. |
| Operating Temp | -40°C to +85°C (industrial grade) - validated for deployment in motor drives, PLCs, and outdoor telecom equipment. |
Pinout & Package
AT29C020-90PC is packaged in a 32-pin Plastic Dual Inline Package (PDIP), 0.600" wide (package code 32P6), with through-hole mounting and industry-standard footprint compatible with legacy EPROM sockets.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address Inputs | 18-bit address bus (A0–A17) selects one of 262,144 bytes; A8–A17 define sector address during programming. |
| CE | Chip Enable | Active-low global enable; when high, device enters standby mode (≤300 µA) and outputs go high-Z. |
| OE | Output Enable | Active-low read control; used with CE to gate output drivers and avoid bus contention during shared-memory access. |
| WE | Write Enable | Active-low signal initiating byte load or sector program; must be pulsed within 150 µs of prior pulse during sector loading. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit CMOS/TTL-compatible data path; carries loaded sector data during programming and read data during access. |
| VCC | Power Supply | +5 V ±10% supply; powers core logic and I/O buffers; VCC sense circuitry disables programming if voltage drops below ~3.8 V. |
| GND | Ground Reference | Signal and power ground reference for all I/O and internal circuitry; requires low-impedance connection to minimize noise coupling. |
| NC | No Connect | Pin 1 (DIP top view) is unconnected; must remain floating - no external tie or pull-up/down required. |
Key Features
| Feature | Design Value |
|---|---|
| 5V-only sector programming | Eliminates need for 12V programming supplies or charge pumps - simplifies board-level power design and reduces BOM cost. |
| Hardware data protection | VCC sense, 5 ms power-on delay, and noise filtering prevent accidental writes during power-up, brown-out, or EMI events. |
| Boot block lockout | Two independent 8 KB blocks (first/last) can be permanently locked to protect bootloader code from corruption during field updates. |
| DATA polling & Toggle Bit | I/O7 complement and I/O6 toggling provide real-time, bus-compatible status feedback without requiring external timers or interrupts. |
| Software data protection | User-configurable 3-byte unlock sequence (AAh/55h/A0h) adds firmware-level security against unintended writes via host software stack. |
Applications
| Industrial PLC Firmware Storage | Legacy Embedded Bootloader Memory |
|---|---|
Use Scenario: Storing ladder logic programs and configuration data in programmable logic controllers operating in factory-floor environments with wide temperature swings and electrical noise. IC Role / Device Role / Timing Role: Nonvolatile storage for executable firmware and persistent variables; accessed via parallel bus during cold start and runtime parameter reads. Use Value: 10,000-cycle endurance and -40°C to +85°C rating ensure reliable operation over 15-year equipment lifecycles without field replacement. | Use Scenario: Holding boot code for microcontrollers in medical diagnostic devices where firmware integrity must be guaranteed across power cycles and updates. IC Role / Device Role / Timing Role: Primary boot ROM mapped at reset vector; first 8 KB protected via boot block lockout to prevent overwrite during application firmware upgrades. Use Value: Hardware-enforced lockout prevents corruption of critical startup routines - eliminating risk of bricking devices during remote firmware patches. |
| Telecom Base Station Configuration | Automotive Body Control Module (BCM) |
Use Scenario: Storing calibration tables, RF tuning parameters, and fail-safe configurations in outdoor wireless infrastructure equipment exposed to humidity and thermal cycling. IC Role / Device Role / Timing Role: Parallel-interface Flash memory storing static configuration data; read during initialization and updated only during maintenance windows. Use Value: 90 ns read access enables direct execution from memory (XIP) at moderate clock speeds, reducing MCU RAM usage and boot latency. | Use Scenario: Retaining vehicle-specific settings (door lock logic, lighting profiles, seat position memory) in automotive BCMs subject to ISO 16750-2 electrical transients. IC Role / Device Role / Timing Role: Nonvolatile parameter store interfaced to 8-bit microcontroller via standard parallel bus; accessed during ignition-on initialization. Use Value: CMOS standby current ≤300 µA minimizes battery drain during vehicle sleep mode, extending parasitic draw compliance beyond 30 days. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM29LV020B-90EC | 3.0 V–3.6 V supply only; 90 ns read; 100,000-cycle endurance; no boot block lockout. | Requires 3.3 V system rail; lacks hardware-protected boot sectors; higher endurance suits frequent logging. | Select when migrating to 3.3 V platforms and endurance >10k cycles is mandatory; verify absence of boot lockout aligns with security requirements. |
| MX29LV200CTTI-90G | 3.0 V–3.6 V supply; 90 ns read; 100,000-cycle endurance; top/bottom boot block architecture (same 8 KB size). | 3.3 V only; boot block layout matches AT29C020 but lacks software data protection algorithm. | Choose for drop-in replacement in 3.3 V designs needing identical boot block structure; confirm software protection not required in target application. |
Compared with AM29LV020B-90EC and MX29LV200CTTI-90G, the AT29C020-90PC uniquely supports 5V-only operation, integrated software/hardware data protection, and industrial-grade 10k-cycle endurance - making it optimal for legacy 5V systems where firmware integrity and voltage simplicity outweigh raw endurance needs.
Availability
AT29C020-90PC is available at Aetrix Electronics and suitable for industrial automation, telecom infrastructure, and automotive body electronics requiring stable component supply, long-lifecycle support, and proven field reliability in harsh environments.
Supply support for AT29C020-90PC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, Flash memory, and secure authentication ICs, with deep expertise in nonvolatile memory process technology.
The AT29C020 belongs to Atmel's legacy parallel-interface Flash memory product line, designed specifically for 5V embedded systems requiring in-system reprogrammability, robust data retention, and hardware-assisted firmware protection.
FAQ
What is the maximum read access time specified for the AT29C020-90PC?
The AT29C020-90PC has a maximum read access time of 90 ns, as confirmed by its ordering code suffix "-90". This value applies across the full industrial temperature range (-40°C to +85°C) and defines the worst-case delay from address valid to valid data on I/O0–I/O7 when CE and OE are asserted. The AT29C020-90PC achieves this timing under VCC = 5.0 V ±10% and CL = 5 pF load conditions.
Does the AT29C020-90PC require high-voltage programming signals?
No, the AT29C020-90PC does not require high-voltage programming signals. It operates with 5-volt-only reprogramming using standard logic-level WE, CE, and OE controls. Programming is initiated via sector-based command sequences applied to the address/data bus - no external 12 V or VPP supply is needed. This simplifies system design and eliminates charge pump circuitry typically found in older EPROM or EEPROM devices.
How many sectors does the AT29C020-90PC have, and what is the size of each sector?
The AT29C020-90PC contains 1024 sectors, each sized at 256 bytes. This sector organization allows partial erasure and reprogramming without affecting other memory regions. During a sector program cycle, all 256 bytes of the targeted sector must be loaded before internal erase-and-program execution begins - any unloaded bytes in that sector become indeterminate after programming completes.
What methods does the AT29C020-90PC provide to detect the end of a program cycle?
The AT29C020-90PC provides two hardware-supported methods: DATA polling (monitoring complement state of I/O7) and Toggle Bit detection (observing toggling behavior on I/O6). Both methods operate synchronously with the internal program timer and require no external clocks or delays. DATA polling returns true data on I/O7 once complete; Toggle Bit stops toggling when programming finishes - enabling deterministic, interrupt-free status checking in resource-constrained firmware.
Can the boot blocks of the AT29C020-90PC be unlocked after programming lockout is enabled?
Yes, the boot block programming lockout feature of the AT29C020-90PC is reversible. A dedicated 7-step software algorithm (using AAh/55h/80h/AAh/55h/40h followed by writes to 00000h and 3FFFFh) disables lockout for either or both 8 KB boot blocks. Once disabled, normal sector programming resumes in those regions. However, if chip erase is attempted while either boot block is locked, the command is ignored - reinforcing the protective intent of the feature.
AT29C020-90PC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-PDIP
AT29C020-90PC FAQ
1.How can I place an order for AT29C020-90PC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT29C020-90PC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT29C020-90PC reliable?
The price and inventory of AT29C020-90PC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT29C020-90PC is usually 5 days.
3.What payment methods are accepted for AT29C020-90PC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT29C020-90PC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT29C020-90PC?
AT29C020-90PC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT29C020-90PC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT29C020-90PC?
For technical support, including AT29C020-90PC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT29C020-90PC requirements.
6.How does Aetrix verify that AT29C020-90PC is sourced from the original manufacturer or authorized distributors?
All AT29C020-90PC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT29C020-90PC meets industry standards.
7.What is the process for return or replacement of AT29C020-90PC?
All AT29C020-90PC units undergo pre-shipment inspection (PSI). If there is an issue with AT29C020-90PC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT29C020-90PC part is unused and in its original packaging.
Return procedure for AT29C020-90PC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT29C020-90PC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
