Microchip Technology AT49LV002-90PI
- Part No.:
- AT49LV002-90PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-DIP (0.600", 15.24mm)
- Datasheet:
-
AT49LV002-90PI.pdf
- Description:
- IC FLASH 2MBIT PARALLEL 32DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,726
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT49LV002-90PI from Microchip Technology (formerly Atmel) is a 2 Mbit (256K × 8) single-supply 3.0–3.6 V in-system reprogrammable Flash memory IC used for nonvolatile code and data storage in embedded microcontroller systems. It delivers 70 ns read access time, 10-second chip erase, byte-programmable operation (30 µs/byte typical), and hardware data protection - enabling secure boot code retention in industrial control firmware updates.
For engineers reviewing the AT49LV002-90PI datasheet, AT49LV002-90PI pinout, AT49LV002-90PI application, or AT49LV002-90PI equivalent, key selection criteria include industrial temperature support (−40°C to +85°C), PLCC-32 package compatibility, sector-based erase architecture with boot-block lockout, and CMOS standby current ≤50 µA.
Technical Context
The AT49LV002-90PI implements a standard parallel Flash interface with CE/OE/WE control logic and supports EPROM-like read timing. Its internal command register executes software-controlled operations including chip erase, sector erase, byte programming, and boot block lockout enablement via six-cycle address/data sequences.
Memory organization includes one 16K-byte boot block (address 00000H–03FFFH), two 8K-byte parameter blocks, and two main memory blocks (96K + 128K bytes). The device uses DATA polling (I/O7 complement) and Toggle Bit (I/O6 toggling) for program/erase cycle completion detection without external timing dependencies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 Mbit (262,144 × 8), organized as 256K words × 8 bits - supports full firmware image storage for 8-bit microcontrollers. |
| Supply Voltage | 3.0 V to 3.6 V - compatible with 3.3 V system rails; no 5 V required for programming or read. |
| Read Access Time | 90 ns max - ensures timing compliance with 10 MHz bus interfaces in industrial MCU designs. |
| Erase Cycle Time | 10 seconds typical for full chip erase - enables field firmware updates within deterministic maintenance windows. |
| Byte Programming Time | 30 µs typical - allows fine-grained patching of configuration parameters without full block erasure. |
| Endurance | 10,000 write/erase cycles - validated for long-term use in programmable logic controllers and HMI firmware storage. |
| Standby Current | 50 µA CMOS - minimizes power draw during sleep modes in battery-backed or energy-sensitive applications. |
Pinout & Package
AT49LV002-90PI is supplied in a 32-lead Plastic Dual In-line Package (PDIP), 0.600" wide (package code 32P6), with through-hole mounting and industry-standard pin spacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address Inputs | 18-bit address bus supporting full 256K-word addressing; A0–A16 used for byte-level access, A17 selects upper/lower half. |
| I/O0–I/O7 | Data Inputs/Outputs | Bi-directional 8-bit data bus; latched on rising edge of WE/CE during programming, driven during read. |
| CE | Chip Enable | Active-low chip select; must be low with OE low and WE high for valid read access; inhibits programming when high. |
| OE | Output Enable | Active-low output control; places I/O pins in high-impedance state when high to prevent bus contention. |
| WE | Write Enable | Active-low write strobe; initiates command loading and byte programming; must be synchronized with address/data setup/hold times. |
| RESET | Reset Input | Active-low reset; halts ongoing operations and forces high-Z outputs; 12 V override enables boot block reprogramming (not available on N/T variants). |
| VCC | Power Supply | +3.0 V to +3.6 V supply; internal voltage regulation ensures stable core operation across rail tolerance. |
| GND | Ground | Reference return path for all signals and power; requires low-impedance connection to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Boot Block Programming Lockout | 16K-byte protected region (00000H–03FFFH) prevents accidental overwrite of bootloader code; enabled via 6-cycle command sequence. |
| Sector Erase Architecture | Independent erasure of two 8K-byte parameter blocks and two main memory blocks (96K/128K) - enables modular firmware updates without full chip erase. |
| Hardware Data Protection | VCC sense (<1.8 V disables programming), noise filtering (<15 ns pulse rejection), and control-line inhibition (OE low/CE high/WE high blocks writes). |
| DATA Polling & Toggle Bit | I/O7 complement and I/O6 toggling provide real-time, software-detectable program/erase completion - eliminates need for fixed delay timers. |
| Industrial Temperature Range | Rated for −40°C to +85°C operation - qualified for deployment in motor drives, PLCs, and outdoor instrumentation without derating. |
Applications
| Industrial PLC Firmware Storage | Embedded Bootloader Memory |
|---|---|
Use Scenario: Storing firmware images and configuration tables in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile code storage with fast read access (90 ns) and sector-erase flexibility for incremental firmware patches. Use Value: Enables field-upgradable logic programs while preserving boot integrity via hardware-locked 16K boot block. |
Use Scenario: Holding secure startup code for 8-bit microcontrollers in medical diagnostic equipment requiring certified boot validation. IC Role / Device Role / Timing Role: Trusted boot memory with programmable lockout preventing runtime corruption of initialization routines. Use Value: Guarantees bootloader immutability after production programming, meeting IEC 62304 safety requirements. |
| Energy Meter Parameter Storage | Point-of-Sale Terminal Configuration |
Use Scenario: Retaining tariff schedules, calibration constants, and tamper logs in ANSI C12.20-compliant electricity meters operating at −25°C to +70°C. IC Role / Device Role / Timing Role: Low-power (50 µA standby) nonvolatile storage for infrequently updated operational parameters. Use Value: Extends battery life in backup-powered meters while supporting secure, authenticated parameter updates over RS-485. |
Use Scenario: Storing localized language packs, tax tables, and peripheral driver configurations in retail POS terminals with frequent software revisions. IC Role / Device Role / Timing Role: Field-reprogrammable memory supporting over-the-air updates via serial interface and host MCU. Use Value: Reduces service calls by enabling remote firmware patching using byte-programming (30 µs/byte) and sector-erase granularity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SST39VF020-90-4C-NHE | 3.0–3.6 V supply, 90 ns access, 2 Mbit density, PLCC-32 package - identical timing and pinout but uses different command set and lacks RESET-based boot override. | No 12 V RESET override for boot block; relies solely on software lockout - less flexible for recovery scenarios. | Preferred where command-set compatibility with existing SST39VF firmware infrastructure exists and boot override is not required. |
| MX29LV020TC-90G | 3.0–3.6 V supply, 90 ns access, 2 Mbit density, TSOP-32 package - same sector architecture but different pinout (TSOP vs PDIP) and no RESET pin. | Surface-mount only; no hardware reset control or boot block override capability - unsuitable for through-hole legacy designs. | Select when board space constraints favor TSOP packaging and industrial temperature rating (−40°C to +85°C) is maintained. |
Compared with SST39VF020-90-4C-NHE and MX29LV020TC-90G, the AT49LV002-90PI uniquely combines PDIP-32 through-hole compatibility, industrial temperature rating, and 12 V RESET-enabled boot block reprogramming - making it optimal for field-serviceable industrial controllers requiring physical firmware recovery paths.
Availability
AT49LV002-90PI is available at Aetrix Electronics and suitable for industrial automation, embedded bootloader storage, and energy metering applications requiring stable component supply, long-lifecycle support, and verified second-source alternatives.
Supply support for AT49LV002-90PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel Flash memory products, including process consistency, documentation, and long-term supply commitments.
The AT49LV002-90PI belongs to Atmel's Battery-Voltage™ Flash family, designed specifically for reliable, low-voltage in-system reprogramming in resource-constrained embedded systems where firmware integrity and field upgradeability are critical.
FAQ
What is the operating temperature range for the AT49LV002-90PI?
The AT49LV002-90PI is rated for industrial operation from −40°C to +85°C. This specification is confirmed in the "DC and AC Operating Range" table of the official datasheet (Rev. 0982D), where the "I" suffix in the ordering code denotes industrial temperature grade. The device maintains full functionality-including 90 ns read access and 10-second erase-across this entire range.
Does the AT49LV002-90PI support hardware reset-based boot block reprogramming?
Yes, the AT49LV002-90PI supports boot block reprogramming via 12 V ± 0.5 V applied to the RESET pin during chip erase, sector erase, or byte programming. This feature is explicitly documented in the "Boot Block Programming Lockout Override" section and distinguishes it from the "N" and "T" variants, which omit this capability.
What package type does the AT49LV002-90PI use?
The AT49LV002-90PI uses a 32-lead Plastic Dual In-line Package (PDIP), 0.600" wide (package code 32P6), as specified in the "AT49LV002 Ordering Information" table. This through-hole package is mechanically and electrically compatible with standard DIP sockets and legacy PCB footprints.
How is the boot block protected on the AT49LV002-90PI?
The AT49LV002-90PI features a 16K-byte boot block (addresses 00000H–03FFFH) that can be permanently locked against programming using a six-cycle command sequence. Once enabled, the boot block remains write-protected under normal 3.0–3.6 V operation; only 12 V on RESET permits reprogramming - ensuring robust bootloader security.
What are the key timing parameters for byte programming on the AT49LV002-90PI?
Byte programming on the AT49LV002-90PI requires tWP = 90 ns minimum write pulse width, tDS = 70 ns data setup time, and tAH = 70 ns address hold time. The typical programming time is 30 µs per byte, with maximum 50 µs, as specified in the "Program Cycle Characteristics" table - enabling predictable firmware update scheduling.
AT49LV002-90PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 50µs
- Access Time:
- 90 ns
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-PDIP
AT49LV002-90PI FAQ
1.How can I place an order for AT49LV002-90PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT49LV002-90PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT49LV002-90PI reliable?
The price and inventory of AT49LV002-90PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT49LV002-90PI is usually 5 days.
3.What payment methods are accepted for AT49LV002-90PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT49LV002-90PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT49LV002-90PI?
AT49LV002-90PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT49LV002-90PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT49LV002-90PI?
For technical support, including AT49LV002-90PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT49LV002-90PI requirements.
6.How does Aetrix verify that AT49LV002-90PI is sourced from the original manufacturer or authorized distributors?
All AT49LV002-90PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT49LV002-90PI meets industry standards.
7.What is the process for return or replacement of AT49LV002-90PI?
All AT49LV002-90PI units undergo pre-shipment inspection (PSI). If there is an issue with AT49LV002-90PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT49LV002-90PI part is unused and in its original packaging.
Return procedure for AT49LV002-90PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT49LV002-90PI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

