Microchip Technology AT83C24B-PRRUL
- Part No.:
- AT83C24B-PRRUL
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
AT83C24B-PRRUL.pdf
- Description:
- IC INTERFACE SPECIALIZED 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C24B-PRRUL from Microchip Technology is a smart card reader interface IC with integrated DC/DC converter, ISO 7816-compliant card power management, and TWI host control. It delivers programmable CVCC outputs (5V ±5%, 3V ±0.2V, or 1.8V ±0.14V), supports 4–48 MHz clock input, achieves up to 98% step-up converter efficiency, and operates across –40°C to +85°C for EFT/POS terminals and set-top boxes.
For engineers reviewing the AT83C24B-PRRUL datasheet, AT83C24B-PRRUL pinout, AT83C24B-PRRUL application, or AT83C24B-PRRUL equivalent, key selection considerations include its dual-mode TWI address configuration (up to 8 devices), hardware/software activation flexibility, card presence detection via CPRES, and Class A/B voltage compliance per ISO 7816-3.
Technical Context
The AT83C24B-PRRUL integrates a high-efficiency step-up DC/DC converter (80–98% efficiency) with programmable output voltage (CVCC) for smart card power delivery, and a dedicated TWI controller supporting up to 400 kbit/s with configurable slave addressing via A2/CK, A1/RST, and A0/3V pins. Its clock controller accepts 4–48 MHz input and generates CCLK with stop-high/stop-low modes for card power-down.
It implements full ISO 7816-3 timing compliance including automatic reset transition (ART) with 16-bit timer-based CRST control, ATR delay capture, and synchronized deactivation sequencing. The device features dual power monitoring (VCC or internal 3V regulator), open-drain PRES/INT with IT_SEL-selectable card presence/interrupt mode, and 8 kV+ ESD protection on CVCC-domain pins (CIO, CC4, CC8, CPRES, CCLK, CRST).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3V to 5.5V on VCC - enables direct compatibility with common industrial and consumer power rails without external regulators. |
| Card Supply Voltage (CVCC) | Programmable: 5V ±5% (Class A), 3V ±0.2V (Class B), or 1.8V ±0.14V - meets ISO 7816-3 voltage class requirements for all major smart cards. |
| DC/DC Converter Efficiency | 80–98% - minimizes thermal load and extends battery life in portable readers; supports CVCC = 5V from 3V input. |
| Input Clock Frequency | 4–48 MHz - accommodates standard crystal sources; 7 MHz minimum required for step-up operation (per datasheet footnote). |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade EFT/POS and set-top box deployments. |
| ESD Protection | 8 kV+ on CVCC-domain pins (CIO, CC4, CC8, CPRES, CCLK, CRST) per MIL-STD-883 Class 3 - eliminates need for external TVS diodes on card interface lines. |
| Power-down Current | 30 µA typical (no card inserted) - enables ultra-low standby consumption in always-on reader applications. |
Pinout & Package
AT83C24B-PRRUL is available in SO28 and QFN28 packages. Both packages share identical pin functions and electrical characteristics; pin numbering differs per mechanical layout but signal mapping is fully compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2/CK | TWI Address Input / Transparent Mode Clock Source | Configures 7-bit slave address on reset; in transparent mode, routes microcontroller CLK to CCLK output. |
| A1/RST | TWI Address Input / Transparent Mode Reset Source | Configures 7-bit slave address on reset; in transparent mode, routes microcontroller RST to CRST output. |
| A0/3V | TWI Address Input / CVCC Voltage Select | Configures 7-bit slave address on reset; hardware-selects 3V (low) or 5V (high) CVCC output during activation. |
| PRES/INT | Open-Drain Interrupt Output | Configurable as card presence indicator (IT_SEL=1) or multi-event interrupt (IT_SEL=0); internal pull-up to EVCC optional. |
| CPRES | Dedicated Card Presence Input | Active-high or active-low polarity selectable via CARDDET bit; programmable digital filtering (CDS[2:0]) suppresses contact bounce. |
| CIO, CC4, CC8 | Smart Card I/O Interface Terminals | 8 kV+ ESD-protected bidirectional signals; level-shifted to CVCC domain; support synchronous cards with C4/C8 contacts. |
| CRST, CCLK | Smart Card Reset & Clock Outputs | Driven by internal logic or transparent-mode inputs; CRST supports ART-controlled timing for ISO 7816 cold/warm resets. |
| CVCC, CVCCin | Programmable Card Power Supply | CVCC delivers regulated card voltage; CVCCin must be shorted to CVCC - decoupling capacitor required per class (10 µF for AT83C24B). |
Key Features
| Feature | Design Value |
|---|---|
| ISO 7816-3 Compliant Activation/Deactivation | Hardware- and software-controlled sequences meet EMV2000, GIE-CB, and GSM timing constraints - eliminates firmware timing-critical code. |
| Programmable TWI Addressing (8 Devices) | Three address pins (A2/CK, A1/RST, A0/3V) enable parallel connection of up to eight AT83C24B-PRRUL units on one TWI bus - reduces host GPIO count and simplifies multi-slot reader design. |
| Automatic Reset Transition (ART) | 16-bit timer-driven CRST control captures ATR arrival time (tc) and enforces ta ≥ 200 and tb ≥ 400 clock cycles - ensures reliable cold reset across variable card types. |
| Integrated High-Efficiency Step-Up Converter | 80–98% efficiency with 3V–5.5V input range powers 5V cards from single 3.3V rail - removes need for external boost IC and associated BOM cost. |
| Multi-Mode Power Management | Five defined power modes (including 30 µA shutdown) with register-retentive state - enables rapid wake-up and deterministic low-power behavior in battery-powered readers. |
| 8 kV+ ESD Protection on Card Interface | Full CVCC-domain pin protection (CIO, CC4, CC8, CPRES, CCLK, CRST) per MIL-STD-883 Class 3 - passes system-level IEC 61000-4-2 testing without external components. |
Applications
| EMV Payment Terminal | Set-Top Box Conditional Access |
|---|---|
Use Scenario: Secure payment processing in countertop or portable EFT/POS terminals handling chip-based credit/debit cards. IC Role / Device Role / Timing Role: Manages ISO 7816-3 card activation, voltage switching (5V/3V/1.8V), ATR parsing, and secure clock/reset signaling under EMV2000 protocol. Use Value: Eliminates discrete level shifters and boost converters; built-in ART timing guarantees compliant cold reset even with slow-starting cards. |
Use Scenario: NDS VideoGuard-enabled set-top boxes requiring certified smart card interface for pay-TV decryption. IC Role / Device Role / Timing Role: Provides NDS-approved card interface with mandatory 18 MHz min clock, 3.3 µF CVCC decoupling, and IT_SEL=1 interrupt behavior. Use Value: AT83C24B-PRRUL supports both generic and NDS-specific configurations - same hardware platform serves multiple regional CA requirements. |
| Government ID Reader | Secure Access Control System |
Use Scenario: National eID card readers used in border control, citizen services, or digital signature kiosks. IC Role / Device Role / Timing Role: Handles PKI-based cards compliant with ICAO 9303 and ISO/IEC 14443 Type A/B protocols via synchronous C4/C8 interface. Use Value: 8 kV+ ESD protection ensures robustness against repeated card insertion in uncontrolled environments; low 30 µA shutdown current extends kiosk battery backup. |
Use Scenario: Physical access systems using contact smart cards for employee authentication in enterprise or industrial facilities. IC Role / Device Role / Timing Role: Controls card power, detects presence via CPRES, executes secure deactivation on card removal, and interfaces to host MCU over TWI. Use Value: Programmable card presence filtering (CDS[2:0]) prevents false triggers from mechanical switch bounce; PRES/INT simplifies host polling architecture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated smart card controller; no external CVCC regulation or step-up converter. | Designed for PC/platform security, not standalone card readers; lacks ISO 7816 physical layer drivers and card presence detection. | Select only if system requires TPM functionality alongside card interface - adds complexity and cost versus dedicated interface IC. |
| SC16IS752 | UART-to-TWI bridge with GPIO expansion; no smart card power management, CVCC generation, or ISO 7816 timing logic. | Requires external level shifters, boost converter, and firmware-implemented activation sequence - increases BOM and validation effort. | Use only for legacy designs where TWI host lacks native smart card control; not suitable for EMV-certified products. |
Compared with SLB9670 and SC16IS752, AT83C24B-PRRUL provides complete, standards-compliant smart card physical layer integration - including programmable CVCC, ART-controlled reset, and 8 kV+ ESD protection - reducing total system BOM count by ≥7 components and eliminating timing-critical firmware development.
Availability
AT83C24B-PRRUL is available at Aetrix Electronics and suitable for EFT/POS terminals, set-top boxes, and government ID readers requiring stable component supply, long-term lifecycle assurance, and industrial temperature operation.
Supply support for AT83C24B-PRRUL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and security ICs, with broad expertise in secure transaction and embedded connectivity solutions.
The AT83C24B-PRRUL belongs to Microchip's Smart Card Interface family, designed specifically to simplify ISO 7816-compliant reader development by integrating power management, timing control, and host interface into a single IC.
FAQ
What is the minimum clock frequency required for AT83C24B-PRRUL step-up converter operation?
The AT83C24B-PRRUL requires a minimum 7 MHz input clock for proper step-up converter operation, as specified in the electrical characteristics section of the official datasheet (document 4234G–SCR–01/07). This ensures stable DC/DC regulation when generating 5V CVCC from lower VCC rails. Frequencies below 7 MHz may cause output voltage droop or instability in Class A operation.
Does AT83C24B-PRRUL support both 3V and 5V smart cards simultaneously?
No - AT83C24B-PRRUL supports only one CVCC voltage at a time, selected during activation via A0/3V pin (hardware) or VCARD[1:0] bits (software). To switch between 3V and 5V cards, the device must execute a full deactivation sequence before reconfiguring CVCC. This ensures strict compliance with ISO 7816-3 voltage transition timing requirements.
How does AT83C24B-PRRUL handle card presence detection?
AT83C24B-PRRUL uses the dedicated CPRES pin with programmable polarity (CARDDET bit) and digital filtering (CDS[2:0] bits) to detect card insertion/extraction. An internal pull-up can be enabled or disabled via the PULLUP bit, allowing flexible connection to either VCC or VSS. Detection status is reported via INSERT bit in CONFIG0 and optionally drives PRES/INT when IT_SEL = 0.
Can AT83C24B-PRRUL operate without the step-up converter?
Yes - AT83C24B-PRRUL can operate in regulator mode by setting STEPREG = 1, bypassing the DC/DC converter. In this mode, CVCC is derived directly from VCC (e.g., 5V CVCC from 5.25V VCC), supporting Class A cards without boosting. LI pin must be tied to VCC, and CVCC decoupling remains mandatory per datasheet Table 20.
What is the purpose of the ART (Automatic Reset Transition) feature in AT83C24B-PRRUL?
The ART feature in AT83C24B-PRRUL uses a 16-bit counter synchronized to CCLK to precisely control CRST timing during cold reset, ensuring compliance with ISO 7816-3 parameters: ta ≥ 200 cycles, tb ≥ 400 cycles, and tc ≤ 40000 cycles. It captures ATR arrival time in CAPTURE[1:0] registers and automatically terminates reset if ATR arrives early - critical for interoperability with diverse card vendors.
AT83C24B-PRRUL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 28-QFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C24B-PRRUL FAQ
1.How can I place an order for AT83C24B-PRRUL through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C24B-PRRUL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C24B-PRRUL reliable?
The price and inventory of AT83C24B-PRRUL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C24B-PRRUL is usually 5 days.
3.What payment methods are accepted for AT83C24B-PRRUL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C24B-PRRUL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C24B-PRRUL?
AT83C24B-PRRUL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C24B-PRRUL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C24B-PRRUL?
For technical support, including AT83C24B-PRRUL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C24B-PRRUL requirements.
6.How does Aetrix verify that AT83C24B-PRRUL is sourced from the original manufacturer or authorized distributors?
All AT83C24B-PRRUL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C24B-PRRUL meets industry standards.
7.What is the process for return or replacement of AT83C24B-PRRUL?
All AT83C24B-PRRUL units undergo pre-shipment inspection (PSI). If there is an issue with AT83C24B-PRRUL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C24B-PRRUL part is unused and in its original packaging.
Return procedure for AT83C24B-PRRUL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C24B-PRRUL Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

