My Inquiry
My Account
Microchip Technology AT83C24B-PRTUL
- Part No.:
- AT83C24B-PRTUL
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
AT83C24B-PRTUL.pdf
- Description:
- IC INTERFACE SPECIALIZED 28QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,114
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C24B-PRTUL from Microchip Technology (formerly Atmel) is a smart card reader interface IC with integrated DC/DC converter, designed for EFT/POS terminals and set-top boxes. It delivers programmable card supply voltages (5V ±5%, 3V ±0.2V, 1.8V ±0.14V), supports ISO 7816/EMV2000/GSM standards, provides 8kV+ ESD protection on card I/O pins, and operates across 3V–5.5V input with industrial temperature range (−40°C to +85°C).
For engineers reviewing the AT83C24B-PRTUL datasheet, AT83C24B-PRTUL pinout, AT83C24B-PRTUL application, or AT83C24B-PRTUL equivalent, this page details its TWI-configurable smart card power management, hardware/software activation sequences, card presence detection, automatic reset transition timing control, and dual-package support (SO28/QFN28) - all critical for secure, low-power, multi-card reader designs.
Technical Context
The AT83C24B-PRTUL integrates a high-efficiency (80–98%) step-up DC/DC converter for generating CVCC from 3V–5.5V VCC, enabling Class A (5V), Class B (3V), or 1.8V smart card operation. Its TWI interface supports up to 8 devices via programmable A2/A1/A0 address selection (0x40–0x4E), with configurable interrupt output (PRES/INT) and card presence detection (CPRES) with programmable filtering.
It implements ISO 7816-compliant clock control (CCLK), reset generation (CRST), and bidirectional I/O/C4/C8 signal routing with on-chip level shifters. The device supports both hardware activation (via CMDVCC) and software activation (via TWI), including Automatic Reset Transition (ART) mode with 16-bit timer-based ATR timing validation (ta = 200 cycles, tb ≥ 400 cycles, tc ≤ 40000 cycles).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Card Supply Voltage | Programmable: 5V ±5% @ 65 mA (Class A), 3V ±0.2V @ 65 mA (Class B), 1.8V ±0.14V @ 40 mA - enables single-chip support for all ISO 7816 voltage classes. |
| Input Voltage Range | 3V to 5.5V - allows direct connection to common system rails without external regulators. |
| DC/DC Efficiency | 80% to 98% - minimizes thermal load and extends battery life in portable readers. |
| ESD Protection | 8 kV+ on CIO/CC4/CC8 pins (MIL-STD-883 Class 3) - ensures robustness against handling and contact discharge in public terminals. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and consumer set-top box environments. |
| Max Clock Input | 48 MHz - supports high-speed card protocols and fast ATR response. |
| Power-down Current | 30 µA typical (no card inserted) - enables ultra-low standby consumption in always-on readers. |
Pinout & Package
AT83C24B-PRTUL is available in SO28 and QFN28 packages. Both share identical pin functions and electrical characteristics; package choice depends on board space and thermal requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2/CK, A1/RST, A0/3V | TWI Address Inputs / Mode Select | Set 7-bit slave address (0x40–0x4E) at reset; A0/3V selects CVCC voltage (High = 5V, Low = 3V). |
| PRES/INT | Open-drain Interrupt Output | Configurable as card presence indicator or event interrupt (insertion, overcurrent, VCARDERR); internal pull-up optional. |
| RESET | Open-drain Reset Control | Drives low on POR/PFD; accepts external active-low reset; can reset external devices during power fail. |
| SCL / SDA | TWI Bus Interface | Standard two-wire interface (up to 400 kbit/s); enables full configuration, status readback, and session control. |
| CIO / CC4 / CC8 | Smart Card I/O Contacts | Direct connection to card C1/C4/C8; 8 kV+ ESD protected; level-shifted to CVCC domain. |
| CRST / CCLK | Card Reset & Clock Outputs | Programmable CRST timing (including ART mode); CCLK sourced from CLK, DCCLK, or A2/CK in transparent mode. |
| CVCC / CVCCin | Card Power Supply | Regulated output for smart card; CVCCin must be shorted to CVCC; requires external decoupling per class spec. |
| LI | DC/DC Inductor Connection | Connects to external 4.7 µH coil; supplies current to charge pump; may be tied directly to VCC if step-up disabled. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 7816 Compliance | Fully implements EMV2000, GIE-CB, GSM, and WHQL standards - eliminates need for external protocol logic in certified payment terminals. |
| Programmable Activation Sequence | Hardware (CMDVCC-triggered) or software (TWI-controlled) activation with automatic deactivation on error - ensures safe, standards-compliant card insertion/removal. |
| Automatic Reset Transition (ART) | 16-bit timer validates ATR arrival window (400–40000 card clocks) - guarantees ISO 7816 timing compliance without host CPU intervention. |
| Voltage Supervisor with PFD | Dual-mode power monitoring (VCC or internal 3V rail) triggers controlled deactivation on undervoltage - prevents corrupted card sessions during brown-out. |
| Multi-Device TWI Architecture | 8-device addressing via A2/A1/A0; general-call reset capability - simplifies expansion of multi-slot reader systems with shared bus. |
Applications
| EMV Payment Terminal | Conditional Access Set-Top Box |
|---|---|
Use Scenario: Secure credit/debit card transaction in retail point-of-sale hardware. IC Role / Device Role / Timing Role: Smart card interface controller managing CVCC, CCLK, CRST, and ATR timing per ISO 7816-3; handles card power-down and warm reset. Use Value: Enables single-chip EMV Level 1 certification with built-in voltage regulation, ESD hardening, and deterministic reset timing - reduces BOM and validation effort. |
Use Scenario: NDS VideoGuard conditional access module in digital TV receivers. IC Role / Device Role / Timing Role: Dedicated smart card interface for encrypted content decryption; supports NDS-specific activation sequence and 18 MHz min clock requirement. Use Value: Meets NDS approval requirements (AT83C24NDS derivative) while sharing AT83C24B-PRTUL's core architecture - simplifies platform reuse across STB variants. |
| Secure ID Authentication Kiosk | Government e-Passport Reader |
Use Scenario: Multi-factor identity verification using national ID cards in public service kiosks. IC Role / Device Role / Timing Role: Manages dual-voltage (3V/1.8V) contact cards; performs card presence detection, secure power sequencing, and fault-safe deactivation. Use Value: Supports ICAO 9303-compliant eID cards with guaranteed low-noise CVCC (<200 mV ripple) and 8 kV ESD - ensures reliable reading in uncontrolled environments. |
Use Scenario: Border control document inspection using biometric e-passports. IC Role / Device Role / Timing Role: High-reliability smart card interface with precise ATR timing capture (CAPTURE0/CAPTURE1 registers) and tamper-resistant power supervision. Use Value: Delivers deterministic ATR delay measurement and failsafe shutdown on power anomaly - meets ICAO PKI and Common Criteria functional requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated smart card controller; lacks dedicated DC/DC converter and TWI address flexibility. | Designed for PC/platform security, not standalone card readers; no ISO 7816 physical layer drivers. | Select only when TPM functionality is required alongside card interface - not a drop-in replacement. |
| SC16IS752 | UART-to-TWI bridge IC; no smart card power management, CVCC regulation, or ISO 7816 timing control. | Used for serial peripheral expansion, not smart card interfacing; requires external level shifters and regulators. | Choose only for non-ISO 7816 auxiliary communication - cannot replace AT83C24B-PRTUL's core card interface function. |
Compared with SLB9670 and SC16IS752, the AT83C24B-PRTUL uniquely integrates ISO 7816-compliant analog front-end, programmable card power, and TWI-configurable timing - making it the only solution that satisfies full EMV/ICAO reader requirements without external support circuitry.
Availability
AT83C24B-PRTUL is available at Aetrix Electronics and suitable for EFT/POS terminals, conditional access set-top boxes, and government e-passport readers requiring stable component supply, long-term lifecycle support, and industrial-grade reliability.
Supply support for AT83C24B-PRTUL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and security ICs, with deep expertise in secure authentication and embedded connectivity solutions.
The AT83C24B-PRTUL belongs to Microchip's Smart Card Interface product line, engineered specifically for secure, low-power, standards-compliant smart card reader/writer applications in financial, broadcast, and identity markets.
FAQ
What is the minimum clock frequency required for AT83C24B-PRTUL operation?
The AT83C24B-PRTUL requires a minimum 4 MHz clock input for basic operation; however, the step-up converter mandates ≥7 MHz. For NDS-compliant applications (using the AT83C24NDS variant), the minimum is 18 MHz - but this does not apply to AT83C24B-PRTUL. Always verify clock stability and jitter per Section 5.1 of the AT83C24B-PRTUL datasheet.
Does AT83C24B-PRTUL support 1.8V smart cards?
Yes, AT83C24B-PRTUL supports 1.8V smart cards with ±0.14V tolerance at up to 40 mA. This is configured via VCARD[1:0] bits in CONFIG0 register. The device automatically adjusts CVCC output and enables appropriate level-shifting on CIO/CC4/CC8 - confirmed in Table 20 and Section 3.1 of the AT83C24B-PRTUL datasheet.
How does AT83C24B-PRTUL handle card presence detection?
AT83C24B-PRTUL uses the CPRES pin with programmable polarity (CARDDET bit) and 3-bit filtering (CDS[2:0]) to detect card insertion/extraction. An internal pull-up (controllable via PULLUP bit) or external resistor network can be used. Detection status is reported via INSERT bit in CONFIG0 and optionally signaled on PRES/INT - detailed in Section 8.2 of the AT83C24B-PRTUL datasheet.
Can AT83C24B-PRTUL operate without the DC/DC converter?
Yes, AT83C24B-PRTUL can bypass the step-up converter by setting STEPREG=1 and connecting CVCC directly to an external 3V/5V source. In this regulator mode, LI is tied to VCC and CVCCin is shorted to CVCC. Power efficiency drops slightly, but full TWI, timing, and interface functionality remains - see Table 5 (Mode 2) and Section 6.1 of the AT83C24B-PRTUL datasheet.
What is the purpose of the A2/CK, A1/RST, and A0/3V pins beyond TWI addressing?
On AT83C24B-PRTUL, A2/CK and A1/RST serve dual roles: during transparent mode, they route host CCLK and CRST signals directly to the card; A0/3V selects CVCC voltage class (5V/3V) at power-up. These functions are enabled post-reset and do not interfere with TWI address latching - described in Sections 4.1 and 19 of the AT83C24B-PRTUL datasheet.
AT83C24B-PRTUL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 28-QFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C24B-PRTUL FAQ
1.How can I place an order for AT83C24B-PRTUL through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C24B-PRTUL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C24B-PRTUL reliable?
The price and inventory of AT83C24B-PRTUL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C24B-PRTUL is usually 5 days.
3.What payment methods are accepted for AT83C24B-PRTUL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C24B-PRTUL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C24B-PRTUL?
AT83C24B-PRTUL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C24B-PRTUL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C24B-PRTUL?
For technical support, including AT83C24B-PRTUL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C24B-PRTUL requirements.
6.How does Aetrix verify that AT83C24B-PRTUL is sourced from the original manufacturer or authorized distributors?
All AT83C24B-PRTUL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C24B-PRTUL meets industry standards.
7.What is the process for return or replacement of AT83C24B-PRTUL?
All AT83C24B-PRTUL units undergo pre-shipment inspection (PSI). If there is an issue with AT83C24B-PRTUL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C24B-PRTUL part is unused and in its original packaging.
Return procedure for AT83C24B-PRTUL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C24B-PRTUL Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
