Microchip Technology AT83C24B-PRTUM
- Part No.:
- AT83C24B-PRTUM
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
AT83C24B-PRTUM.pdf
- Description:
- IC INTERFACE SPECIALIZED 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C24B-PRTUM from Microchip Technology is a smart card reader interface IC with integrated DC/DC converter, supporting ISO 7816, EMV2000, and GSM standards. It delivers programmable card supply voltages (5V ±5%, 3V ±0.2V, 1.8V ±0.14V), features 8 kV+ ESD protection on card I/O pins, and operates from 3V to 5.5V input with 4–48 MHz clock support. It is used in EFT/POS terminals and set-top boxes for secure, low-power smart card management.
For engineers reviewing the AT83C24B-PRTUM datasheet, AT83C24B-PRTUM pinout, AT83C24B-PRTUM application, or AT83C24B-PRTUM equivalent, key selection considerations include TWI-configurable voltage programming, hardware-activated card power sequencing, automatic reset transition timing control, CVCC over-current detection, and dual-package availability (SO28/QFN28) with industrial temperature range (−40°C to +85°C).
Technical Context
The AT83C24B-PRTUM integrates a high-efficiency step-up converter (80–98% efficiency) enabling 5V card supply from 3V input, and supports synchronous cards via C4/C8 contacts with automatic activation/deactivation sequences. Its TWI interface allows up to 8 devices on one bus using programmable A2/A1/A0 address bits (0x40–0x4E write addresses).
It implements dual-mode clock control: software-controlled CRST/CCLK timing with ART (Automatic Reset Transition) for precise ATR delay measurement, and transparent mode linking A1/RST and A2/CK directly to CRST/CCLK. Power monitoring includes POR, PFD, and shutdown-triggered deactivation on VCC or CVCC fault.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Card Supply Voltage | Programmable: 5V ±5% (Class A), 3V ±0.2V (Class B), or 1.8V ±0.14V - enables single IC support for all ISO 7816 voltage classes. |
| Input Voltage Range | 3V to 5.5V - allows direct connection to common system rails without external LDO. |
| DC/DC Efficiency | 80–98% - minimizes thermal load and extends battery life in portable readers. |
| ESD Protection | 8 kV+ on CIO/CC4/CC8 (MIL-STD-883 Class 3) - ensures robustness against handling and card insertion transients. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and consumer set-top box environments. |
| Max Card Current | 65 mA at 5V/3V, 40 mA at 1.8V - meets ISO 7816 Class A/B/C current requirements. |
| Power-down Current | 30 µA (typical, no card) - enables ultra-low standby consumption in always-on terminals. |
Pinout & Package
AT83C24B-PRTUM is available in SO28 (JEDEC MS-012) and QFN28 (5×5 mm, 0.5 mm pitch) packages. Both packages share identical pin functions and electrical characteristics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2/CK | TWI Address Input / Transparent Clock Source | Selects 1 of 8 device addresses on reset; in transparent mode, routes host CLK to CCLK. |
| A1/RST | TWI Address Input / Transparent Reset Source | Selects TWI address; in transparent mode, drives CRST directly from host RST signal. |
| A0/3V | TWI Address Input / Hardware Voltage Select | Determines TWI address and sets CVCC to 3V (low) or 5V (high) during hardware activation. |
| PRES/INT | Open-drain Interrupt Output | Signals card presence or error events (over-current, VCARDERR, ATR timeout); configurable via IT_SEL bit. |
| CRST | Smart Card Reset Output | Drives card RST pin; controlled by CARDRST bit or A1/RST in transparent mode; supports ART timing. |
| CCLK | Smart Card Clock Output | Supplies clock to card; sourced from CLK, DCCLK, A2/CK, or CARDCK bit; stop-high/stop-low configurable. |
| CIO | Smart Card I/O Bidirectional | Connects to card I/O contact; 8 kV+ ESD protected; level-shifted to CVCC domain; supports ATR detection. |
| CVCC | Programmable Card Supply Output | Delivers regulated 1.8V/3V/5V to card; requires external decoupling; monitored for over-current and out-of-range faults. |
| LI | DC/DC Inductor Connection | Connects to external 4.7 µH coil; supplies current to charge pump; can be tied to VCC if step-up disabled. |
| RESET | Open-drain System Reset Input/Output | Resets AT83C24B-PRTUM on low pulse; also driven low by chip on POR/PFD to reset external logic. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 7816 Compliance | Fully implements EMV2000, GIE-CB, and GSM protocols with hardware ATR timing capture and ART-controlled reset transitions. |
| Multi-Voltage Smart Card Support | Single-chip support for 1.8V, 3V, and 5V cards via software- or hardware-selectable CVCC, eliminating external regulators. |
| Configurable TWI Interface | Up to 8 devices on one bus using A2/A1/A0 address pins; supports 400 kbps transfers for register configuration and status polling. |
| Integrated Power Management | High-efficiency step-up converter + POR/PFD + 5 power modes (down to 30 µA) enable optimized energy use in battery-powered readers. |
| Robust Card Interface Protection | 8 kV+ HBM ESD on CIO/CC4/CC8, short-circuit current limiting, and automatic deactivation on over-current or voltage fault. |
Applications
| EMV Payment Terminals | Set-Top Box Conditional Access |
|---|---|
|
Use Scenario: Secure contact-based payment processing in retail EFT/POS terminals requiring EMV2000 compliance and tamper-resistant card power control. IC Role / Device Role / Timing Role: Manages card activation, clocking, reset timing, and voltage switching per EMV transaction flow; captures ATR delay for protocol negotiation. Use Value: Eliminates discrete DC/DC, level shifters, and protection circuitry - reducing BOM count and PCB area while ensuring certified interoperability. |
Use Scenario: NDS VideoGuard conditional access in digital TV set-top boxes where smart card authentication must meet strict timing and security requirements. IC Role / Device Role / Timing Role: Provides hardware-activated card interface with mandatory IT_SEL=1 interrupt behavior and 18 MHz minimum CLK for NDS-certified operation. Use Value: Enables direct integration with NDS middleware via standardized TWI commands and guaranteed ATR timing windows (ta/tb/tc). |
| Government ID Card Readers | Secure Access Control Systems |
|
Use Scenario: High-reliability physical access readers for national eID cards (e.g., EU P7S, ICAO-compliant passports) operating in uncontrolled environmental conditions. IC Role / Device Role / Timing Role: Delivers −40°C to +85°C operation, 8 kV+ ESD protection, and automatic card deactivation on power fail or card extraction. Use Value: Ensures uninterrupted service in outdoor kiosks and building entrances without field maintenance due to card interface faults. |
Use Scenario: Enterprise-grade door controllers requiring multi-card support (contact + contactless coexistence) and low quiescent current for battery backup. IC Role / Device Role / Timing Role: Supplies stable 3V/5V card power with 30 µA shutdown current; shares TWI bus with other peripherals using programmable address. Use Value: Extends battery life beyond 1 year in fail-safe access systems while maintaining full ISO 7816 functional coverage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | TPM-integrated secure microcontroller with embedded smart card controller; no external DC/DC; fixed 3.3V I/O; requires external 5V regulator for Class A cards. | Targets trusted computing (TPM 2.0) rather than standalone card readers; lacks programmable CVCC and ART timing. | Choose SLB9670 only when cryptographic co-processing and TPM certification are required - not for cost-sensitive, high-volume card reader designs. |
| ST8020 | Dual-interface (contact + contactless) reader IC; supports ISO 14443-A/B; no integrated step-up converter; requires external 5V supply for card; lower ESD rating (4 kV). | Designed for hybrid readers needing NFC/RFID alongside contact interface; lacks CVCC programmability and NDS-specific timing controls. | Choose ST8020 when contactless functionality is mandatory; otherwise, AT83C24B-PRTUM offers superior power integration and EMV timing precision. |
Compared with SLB9670 and ST8020, the AT83C24B-PRTUM uniquely combines programmable card voltage generation, hardware-accelerated ART timing, and 8 kV+ card-side ESD in a single package - making it optimal for cost-constrained, standards-compliant contact-only readers where bill-of-material reduction and certification speed are critical.
Availability
AT83C24B-PRTUM is available at Aetrix Electronics and suitable for EFT/POS terminals, set-top box conditional access modules, and government ID card readers requiring stable component supply across long product lifecycles.
Supply support for AT83C24B-PRTUM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and security ICs, with broad expertise in secure transaction and embedded connectivity solutions.
The AT83C24B-PRTUM belongs to Microchip's Smart Card Interface family, designed specifically for low-power, standards-compliant smart card reader/writer applications in financial, broadcast, and identity markets.
FAQ
What is the minimum clock frequency required for AT83C24B-PRTUM operation?
The AT83C24B-PRTUM supports a clock input range of 4–48 MHz. For normal operation, 4 MHz is sufficient; however, the step-up converter requires a minimum of 7 MHz. Note that NDS-certified configurations (e.g., AT83C24NDS) mandate ≥18 MHz - but this requirement does not apply to the AT83C24B-PRTUM itself.
Does AT83C24B-PRTUM support both contact and contactless smart cards?
No. The AT83C24B-PRTUM is a contact-only smart card interface IC compliant with ISO 7816-3. It supports synchronous cards via C4 and C8 contacts but does not integrate ISO 14443 or any RF front-end circuitry. Contactless functionality requires a separate reader IC such as ST8020 or PN5180.
How does AT83C24B-PRTUM handle card power-down modes?
The AT83C24B-PRTUM supports card clock stop in high or low states via TWI command, enabling true ISO 7816 power-down. During stop mode, CVCC remains active, and the card enters low-power state. Automatic deactivation occurs on card extraction, over-current, or software SHUTDOWN - with controlled 7-step timing sequence.
Can AT83C24B-PRTUM be used in NDS-certified set-top boxes?
No - only the AT83C24NDS variant is NDS-approved. While the AT83C24B-PRTUM shares the same core architecture and most registers, it lacks the mandatory 18 MHz minimum clock requirement and specific capacitor constraints (e.g., 10 µF CVCC vs. 3.3 µF for NDS). Using AT83C24B-PRTUM in NDS systems voids certification.
What is the function of the CMDVCC pin on AT83C24B-PRTUM?
The CMDVCC pin on AT83C24B-PRTUM initiates hardware activation: a falling edge triggers automatic DC/DC startup, CVCC voltage selection (based on A0/3V), and CCLK/CRST enablement. It is not a power supply pin - it is a control signal tied to host GPIO and must be pulled high during idle to prevent unintended activation.
AT83C24B-PRTUM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 28-QFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C24B-PRTUM FAQ
1.How can I place an order for AT83C24B-PRTUM through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C24B-PRTUM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C24B-PRTUM reliable?
The price and inventory of AT83C24B-PRTUM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C24B-PRTUM is usually 5 days.
3.What payment methods are accepted for AT83C24B-PRTUM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C24B-PRTUM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C24B-PRTUM?
AT83C24B-PRTUM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C24B-PRTUM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C24B-PRTUM?
For technical support, including AT83C24B-PRTUM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C24B-PRTUM requirements.
6.How does Aetrix verify that AT83C24B-PRTUM is sourced from the original manufacturer or authorized distributors?
All AT83C24B-PRTUM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C24B-PRTUM meets industry standards.
7.What is the process for return or replacement of AT83C24B-PRTUM?
All AT83C24B-PRTUM units undergo pre-shipment inspection (PSI). If there is an issue with AT83C24B-PRTUM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C24B-PRTUM part is unused and in its original packaging.
Return procedure for AT83C24B-PRTUM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C24B-PRTUM Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

