Microchip Technology AT83C24B-TIRUL
- Part No.:
- AT83C24B-TIRUL
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT83C24B-TIRUL.pdf
- Description:
- IC INTERFACE SPECIALIZED 28SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,934
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C24B-TIRUL from Microchip Technology is a smart card reader interface IC with integrated DC/DC converter, supporting ISO 7816, EMV2000, GSM, and WHQL standards. It delivers programmable card supply voltages (5V ±5%, 3V ±0.2V, 1.8V ±0.14V), features 8 kV+ ESD protection on card I/O pins, and operates from 4–48 MHz clock input (7 MHz min for step-up). It is used in EFT/POS terminals and set-top boxes for secure, low-power smart card management.
For engineers reviewing the AT83C24B-TIRUL datasheet, AT83C24B-TIRUL pinout, AT83C24B-TIRUL application, or AT83C24B-TIRUL equivalent, key selection considerations include its TWI-configurable voltage programming, automatic activation/deactivation sequences, card presence detection via CPRES, and dual power-down modes achieving 30 µA typical standby current without smart card.
Technical Context
The AT83C24B-TIRUL integrates a high-efficiency (80–98%) step-up DC/DC converter enabling 3V–5.5V input to generate precise, programmable CVCC outputs for Class A (5V), Class B (3V), or 1.8V smart cards. Its two-wire interface (TWI) supports up to 8 devices on one bus using hardware-addressed slave addressing (A2/CK, A1/RST, A0/3V).
It implements full ISO 7816 timing control including Automatic Reset Transition (ART) with 16-bit timer-based CRST assertion, ATR delay capture, and configurable card clock stop (high/low). The device includes dedicated analog drivers for CIO/CC4/CC8, logic-level shifters between host (EVCC) and card (CVCC) domains, and robust fault handling via over-current detection and power-fail monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Input Range | 3V to 5.5V on VCC - enables direct compatibility with common industrial and consumer power rails without external regulators. |
| Card Supply Outputs | Programmable CVCC: 5V ±5% @ 65 mA (Class A), 3V ±0.2V @ 65 mA (Class B), 1.8V ±0.14V @ 40 mA - meets ISO 7816-3 voltage classes with tight regulation. |
| DC/DC Efficiency | 80–98% - minimizes thermal load and extends battery life in portable readers; supports step-up from 3V input to 5V card rail. |
| ESD Protection | 8 kV+ on CIO/CC4/CC8 (MIL-STD-883 Class 3) - ensures robustness against handling and insertion stress in public-access terminals. |
| Standby Current | 30 µA typical (no card present) - enables ultra-low-power operation in always-on embedded readers. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive-grade environments including EFT/POS and STB deployments. |
| Clock Input Range | 4–48 MHz (7 MHz minimum for DC/DC operation) - supports flexible system clock sourcing while guaranteeing converter stability. |
Pinout & Package
AT83C24B-TIRUL is available in QFN28 (5×5 mm, 0.5 mm pitch) and SO28 packages. Pin functions are electrically identical across both packages; QFN offers improved thermal performance and smaller footprint for space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2/CK, A1/RST, A0/3V | TWI Slave Address Inputs | Set 3-bit hardware address at reset; A0/3V also selects CVCC voltage (High = 5V, Low = 3V) during hardware activation. |
| PRES/INT | Open-drain Interrupt Output | Configurable as card presence indicator or event interrupt (insertion, over-current, VCARDERR); internal pull-up to EVCC optional. |
| CPRES | Dedicated Card Presence Input | Active-high or active-low polarity selectable via CARDDET bit; internal pull-up programmable to reduce quiescent current. |
| CIO, CC4, CC8 | Smart Card I/O Interface Terminals | Direct connection to card contacts with 8 kV+ ESD protection; bidirectional data paths controlled by IODIS bit and level-shifted to CVCC domain. |
| CCLK, CRST | Card Clock and Reset Outputs | Programmable clock source (CLK, DCCLK, A2/CK, or CARDCK); CRST supports ART timing or transparent pass-through from A1/RST. |
| CVCC, CVCCin | Card Power Supply Pins | CVCC delivers regulated output to card; CVCCin must be shorted to CVCC - decoupling capacitor required per datasheet (up to 10 µF). |
| LI | DC/DC Inductor Connection | Connects to external 4.7 µH coil; provides current path for charge-pump converter; may be tied directly to VCC if step-up disabled. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 7816-3 Compliant Smart Card Interface | Fully implements T=0/T=1 protocols with automatic ATR timing capture, programmable clock stop (high/low), and synchronous card support via C4/C8 contacts. |
| Integrated High-Efficiency Step-Up Converter | Eliminates need for external boost regulator; achieves >95% efficiency at mid-load, reducing BOM count and PCB area in compact readers. |
| Multi-Voltage Programmable Card Supply | Hardware- and software-selectable 5V/3V/1.8V CVCC output with tight tolerance and low ripple (<200 mV) - ensures reliable card activation across legacy and modern cards. |
| Configurable TWI Host Interface | Supports up to 8 devices on one bus; enables full register access for voltage setup, activation control, status polling, and warm reset sequencing via standard I²C commands. |
| Robust Fault Management | Automatic deactivation on over-current (CVCC), power fail (VCC/DVCC), card extraction, or software SHUTDOWN - prevents damage and ensures deterministic state recovery. |
Applications
| EFT/POS Terminal | Set-Top Box (STB) |
|---|---|
Use Scenario: Secure payment processing in retail point-of-sale systems requiring contact-based EMV chip card reading. IC Role / Device Role / Timing Role: Primary smart card interface managing card power, clock, reset, and I/O signaling under ISO 7816-3 timing constraints. Use Value: Enables single-chip integration of power management and protocol interface, reducing component count and eliminating external LDOs or boost converters. |
Use Scenario: Conditional access module (CAM) in digital TV set-top boxes supporting NDS VideoGuard and other CA systems. IC Role / Device Role / Timing Role: Smart card bridge between host microcontroller and subscriber smart card, providing secure, low-latency communication with precise ATR timing control. Use Value: Meets NDS certification requirements for STBs; supports transparent mode for direct ISO 7816 signal pass-through when host handles protocol stack. |
| Secure Identity Reader | Industrial Access Control Panel |
Use Scenario: Government-issued eID or national ID card readers used in border control, healthcare, or citizen service kiosks. IC Role / Device Role / Timing Role: Certified interface for high-assurance identity verification, supporting EMV2000, GIE-CB, and WHQL-compliant card interactions. Use Value: Delivers certified interoperability with global ID card standards and built-in ESD protection for unattended public deployment. |
Use Scenario: Embedded access control hardware in factories or secure facilities requiring tamper-resistant smart card authentication. IC Role / Device Role / Timing Role: Low-power card interface operating in extended temperature range (−40°C to +85°C) with automatic shutdown on fault conditions. Use Value: Ensures continuous operation in harsh industrial environments while maintaining <30 µA standby current for battery-backed backup operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated smart card controller; requires external card power circuitry; no integrated DC/DC converter. | Designed for PC/platform security rather than standalone card readers; lacks ISO 7816 timing automation and card presence detection. | Choose SLB9670 only when TPM functionality is required alongside card interface; AT83C24B-TIRUL is superior for dedicated reader applications due to integrated power and timing control. |
| SC16IS752 | UART-to-TWI bridge with GPIO; no smart card-specific peripherals, no CVCC regulation, no ESD hardening, no ISO 7816 timing engine. | General-purpose serial expansion IC; cannot replace AT83C24B-TIRUL's card interface functions without extensive external logic and power design. | Select SC16IS752 only for non-standard or custom smart card implementations where full protocol handling is done in host firmware; AT83C24B-TIRUL provides complete offload. |
Compared with SLB9670 and SC16IS752, the AT83C24B-TIRUL uniquely integrates ISO 7816 timing control, programmable multi-voltage card supply, and high-efficiency DC/DC conversion - eliminating at least four external components and reducing design risk in certified reader applications.
Availability
AT83C24B-TIRUL is available at Aetrix Electronics and suitable for EFT/POS terminals, set-top boxes, and secure identity readers requiring stable component supply, long-term lifecycle support, and industrial temperature compliance.
Supply support for AT83C24B-TIRUL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog, and interface solutions for industrial, automotive, and secure embedded applications.
The AT83C24B-TIRUL belongs to Microchip's Smart Card Interface family, designed specifically to simplify and harden contact-based smart card reader development for payment, conditional access, and identity systems.
FAQ
What is the minimum clock frequency required for the AT83C24B-TIRUL to operate its step-up converter?
The AT83C24B-TIRUL requires a minimum 7 MHz clock input to enable stable operation of its integrated step-up DC/DC converter. This is specified in the official datasheet (4234G–SCR–01/07, page 2). Lower frequencies may prevent proper regulation of CVCC, especially when generating 5V output from 3V input. The AT83C24B-TIRUL supports clock inputs up to 48 MHz, allowing flexibility in system clock architecture while ensuring converter reliability at the lower bound.
Does the AT83C24B-TIRUL support both 3V and 5V smart cards simultaneously?
No, the AT83C24B-TIRUL does not support simultaneous 3V and 5V card operation. It provides a single programmable CVCC output that can be configured for either 5V ±5% (Class A), 3V ±0.2V (Class B), or 1.8V ±0.14V - but only one voltage at a time. Switching between voltages requires a full card deactivation sequence, as stated in the datasheet: "The card must be deactivated to change the voltage." This ensures safe voltage transition and avoids damaging mixed-voltage card stacks. The AT83C24B-TIRUL manages this safely via hardware or TWI-controlled activation/deactivation.
How does the AT83C24B-TIRUL handle card presence detection?
The AT83C24B-TIRUL uses the dedicated CPRES pin for card presence detection, with polarity configurable via the CARDDET bit in CONFIG1. An internal pull-up (enabled by PULLUP bit) or external pull-up/down resistor sets the default state. Detection is filtered using CDS[2:0] bits to reject mechanical bounce. Insertion/extraction triggers the INSERT bit in CONFIG0 and optionally asserts PRES/INT if IT_SEL = 0. This hardware-accelerated detection eliminates the need for host polling or external comparators, and is fully documented in section "Card Presence Detection" (page 10) of the AT83C24B-TIRUL datasheet.
Can the AT83C24B-TIRUL be used in transparent mode with an external microcontroller handling ISO 7816 protocol?
Yes, the AT83C24B-TIRUL supports transparent mode where it acts as a level-shifting and protection interface rather than a protocol controller. In this mode, A1/RST and A2/CK pins connect directly to host-generated CRST and CCLK signals, while CIO/CC4/CC8 are driven by I/O/C4/C8 via on-chip level shifters. CRST_SEL and CKS bits configure pin routing, and IODIS enables bidirectional signal coupling. This mode is explicitly defined in the datasheet (page 19) and allows host firmware to manage all ISO 7816 timing while leveraging AT83C24B-TIRUL's ESD protection, voltage translation, and power delivery.
What is the maximum allowable capacitance on the CVCC pin for the AT83C24B-TIRUL?
The AT83C24B-TIRUL supports up to 10 µF on the CVCC pin, as confirmed in the datasheet (page 2, "AT83C24NDS vs AT83C24B" comparison). This value applies specifically to the AT83C24B variant (including AT83C24B-TIRUL); the NDS-certified AT83C24NDS variant requires ≤3.3 µF. The larger capacitance improves transient response and ripple suppression for demanding card loads. Decoupling must use low-ESR ceramic capacitors placed close to CVCC and CVCCin pins, per layout guidelines in section "Recommended Capacitors" (page 5).
AT83C24B-TIRUL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 28-SO
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C24B-TIRUL FAQ
1.How can I place an order for AT83C24B-TIRUL through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C24B-TIRUL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C24B-TIRUL reliable?
The price and inventory of AT83C24B-TIRUL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C24B-TIRUL is usually 5 days.
3.What payment methods are accepted for AT83C24B-TIRUL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C24B-TIRUL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C24B-TIRUL?
AT83C24B-TIRUL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C24B-TIRUL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C24B-TIRUL?
For technical support, including AT83C24B-TIRUL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C24B-TIRUL requirements.
6.How does Aetrix verify that AT83C24B-TIRUL is sourced from the original manufacturer or authorized distributors?
All AT83C24B-TIRUL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C24B-TIRUL meets industry standards.
7.What is the process for return or replacement of AT83C24B-TIRUL?
All AT83C24B-TIRUL units undergo pre-shipment inspection (PSI). If there is an issue with AT83C24B-TIRUL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C24B-TIRUL part is unused and in its original packaging.
Return procedure for AT83C24B-TIRUL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C24B-TIRUL Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

