My Inquiry
My Account
Microchip Technology AT83C24B-TISUL
- Part No.:
- AT83C24B-TISUL
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT83C24B-TISUL.pdf
- Description:
- IC INTERFACE SPECIALIZED 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,735
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C24B-TISUL from Microchip Technology is a smart card reader interface IC with integrated DC/DC converter, supporting ISO 7816, EMV2000, and GSM standards. It delivers programmable card supply voltages (5V ±5%, 3V ±0.2V, 1.8V ±0.14V), 8 kV+ ESD protection on card I/O pins, and operates from 4–48 MHz clock input. It is used in EFT/POS terminals and set-top boxes for secure, low-power smart card management.
For engineers reviewing the AT83C24B-TISUL datasheet, AT83C24B-TISUL pinout, AT83C24B-TISUL application, or AT83C24B-TISUL equivalent, key selection considerations include TWI-addressable multi-device configuration (up to 8 units), hardware- or software-controlled activation/deactivation, CVCC voltage class compliance (Class A: 4.6–5.25 V), and industrial temperature operation (−40°C to +85°C).
Technical Context
The AT83C24B-TISUL integrates a high-efficiency step-up converter (80–98% efficiency) with programmable output voltage for smart card power, and supports synchronous cards via C4/C8 contacts. Its dual-mode clock controller enables flexible CCLK sourcing-either from CLK pin, DCCLK, A2/CK, or CARDCK bit-with automatic reset transition timing control via a 16-bit timer.
It implements a two-wire interface (TWI) compliant with I²C protocol (up to 400 kbit/s), with programmable slave address (A2/A1/A0), automatic level shifting (1.6 V to VCC), and interrupt-driven card presence detection (PRES/INT). The device features embedded power monitoring (POR/PFD), programmable deactivation sequencing, and transparent mode for direct ISO 7816 host signal pass-through.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Smart Card Voltage Classes | Class A: 4.6–5.25 V @ 65 mA; Class B: 2.8–3.4 V @ 65 mA; 1.66–1.94 V @ 40 mA - enables interoperability with legacy and modern smart cards. |
| Input Clock Range | 4–48 MHz - supports wide-frequency host clocks; minimum 7 MHz required for step-up converter operation. |
| DC/DC Efficiency | 80–98% - minimizes thermal load and extends battery life in portable readers. |
| ESD Protection | 8 kV+ on CIO/CC4/CC8 pins (MIL-STD-883 Class 3) - ensures robustness against handling and field surges. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and consumer set-top box environments. |
| Power-down Current | 30 µA typical (no card inserted) - enables ultra-low standby consumption in always-on terminals. |
| Package Options | SO28 and QFN28 - provides layout flexibility for space-constrained PCBs and thermal management needs. |
Pinout & Package
AT83C24B-TISUL is available in SO28 and QFN28 packages. Both share identical pin functions and electrical behavior; QFN offers improved thermal performance and smaller footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2/CK | TWI Address Input / Transparent Mode Clock Source | Selects 7-bit slave address (with A1/RST and A0/3V); also routes as CCLK source in transparent mode. |
| CRST | Smart Card Reset Output | Drives card RST contact; controlled by hardware (A1/RST) or software (CARDRST bit) with ART timing precision. |
| CIO | Smart Card I/O Bidirectional Interface | Carries ATR/data signals; 8 kV+ ESD protected; level-shifted to CVCC domain. |
| CVCC | Programmable Card Supply Output | Delivers regulated 1.8V/3V/5V to card; requires external decoupling per class-specific capacitance (≤10 µF). |
| PRES/INT | Open-Drain Interrupt/Presence Output | Signals card insertion/extraction or fault events (over-current, VCARDERR); configurable via IT_SEL bit. |
| CLK | Master Clock Input | Provides system timing reference; minimum 7 MHz required for DC/DC operation; supports up to 48 MHz. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 7816-3 Compliant Interface | Full support for T=0/T=1 protocols, ATR timing capture, and automatic reset transition (ART) with 16-bit precision. |
| Multi-Device TWI Bus | Up to 8 AT83C24B-TISUL devices share one TWI bus using hardware-configurable A2/A1/A0 addressing. |
| Programmable Activation Sequence | Hardware (CMDVCC-triggered) or software (TWI-register-based) initiation with full control over CVCC ramp, CCLK enable, and CRST assertion timing. |
| Integrated Power Monitoring | Dual POR/PFD circuitry monitors VCC or internal 3V rail; triggers deactivation on undervoltage and asserts RESET to coordinate system-level recovery. |
| Low-Ripple Card Supply | <200 mV peak-to-peak ripple on CVCC - meets stringent noise requirements for secure cryptographic operations. |
Applications
| EMV Payment Terminal | EFT/POS Reader |
|---|---|
Use Scenario: Contact-based chip card transaction in retail point-of-sale systems requiring PCI PTS v6.0 compliance. IC Role / Device Role / Timing Role: Manages card power-up, ATR exchange, and secure data path between host MCU and card; handles warm/cold resets per EMV specification. Use Value: Enables single-chip smart card interface with Class A voltage support (4.6–5.25 V), eliminating discrete LDOs and reducing BOM cost by ≥30%. | Use Scenario: Dual-interface (contact + contactless) payment terminal where card interface must coexist with NFC controller and secure element. IC Role / Device Role / Timing Role: Provides isolated, ESD-hardened CVCC/CIO path with programmable deactivation to prevent card lock-up during host firmware updates. Use Value: 30 µA power-down current and TWI-controlled shutdown allow seamless sleep/wake cycles without card reinitialization. |
| Set-Top Box Conditional Access | Government ID Card Reader |
Use Scenario: NDS VideoGuard-enabled satellite TV receiver requiring certified smart card interface for content decryption. IC Role / Device Role / Timing Role: Implements NDS-approved activation sequence (18 MHz min clock, 3.3 µF CVCC cap), IT_SEL=1 interrupt signaling, and transparent mode for legacy host integration. Use Value: AT83C24B-TISUL shares full register compatibility with AT83C24NDS, enabling drop-in qualification reuse while maintaining Class A voltage range. | Use Scenario: National eID card reader deployed in kiosks and border control stations operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Delivers 8 kV+ ESD protection on all card-contact pins and supports synchronous cards via C4/C8 for PKI certificate exchange. Use Value: Industrial temperature rating and MIL-STD-883 Class 3 ESD ensure >10-year field reliability in uncontrolled environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated smart card controller; no external CVCC regulation; fixed 3.3 V I/O only. | Designed for PC platform security, not standalone card readers; lacks TWI multi-drop capability and programmable voltage classes. | Choose SLB9670 only when TPM functionality is required alongside card interface; not suitable for EMV or NDS deployments. |
| ST8020 | Single-supply 3.3 V smart card interface; no DC/DC converter; supports only 3 V cards; 4 kV HBM ESD. | Targeted at low-cost, low-power embedded readers without Class A voltage or high ESD demands. | Select ST8020 for cost-sensitive designs where 5 V card support and 8 kV ESD are unnecessary; verify CVCC stability under dynamic load. |
Compared with SLB9670 and ST8020, AT83C24B-TISUL uniquely combines programmable multi-voltage card supply, industrial-grade ESD, TWI multi-device scalability, and NDS/EMV-certified timing control-making it the only option for certified, high-reliability smart card readers requiring Class A operation.
Availability
AT83C24B-TISUL is available at Aetrix Electronics and suitable for EFT/POS terminals, set-top boxes, and government ID card readers requiring stable component supply across extended product lifecycles.
Supply support for AT83C24B-TISUL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and security ICs, with broad expertise in secure authentication and embedded connectivity solutions.
The AT83C24B-TISUL belongs to Microchip's Smart Card Interface family, designed specifically to simplify certification-compliant, low-power smart card reader development for financial, broadcast, and identity applications.
FAQ
What is the minimum clock frequency required for AT83C24B-TISUL step-up converter operation?
The AT83C24B-TISUL requires a minimum 7 MHz clock input for proper step-up converter operation. This is specified in the official datasheet (4234G–SCR–01/07, page 2). Clock frequencies below 7 MHz may cause unstable CVCC regulation or failure to initiate DC/DC conversion. For NDS-compliant applications, AT83C24B-TISUL mandates a higher minimum of 18 MHz to meet timing constraints.
Does AT83C24B-TISUL support both 3V and 5V smart cards simultaneously?
No, AT83C24B-TISUL supports only one card voltage class per session: either Class A (5 V ±5%) or Class B (3 V ±0.2 V), selected at activation via A0/3V pin state or VCARD[1:0] register bits. Simultaneous dual-voltage operation is not supported. To switch classes, the card must first be deactivated, CVCC fully discharged, and then reactivated at the new voltage setting.
Can AT83C24B-TISUL be used in transparent mode with an existing ISO 7816 host controller?
Yes, AT83C24B-TISUL supports transparent mode: A1/RST and A2/CK pins accept host-generated CRST and CCLK signals, while CIO/CC4/CC8 are level-shifted to match the selected CVCC voltage. CRST_SEL and CKS bits configure this behavior. In this mode, AT83C24B-TISUL acts as a voltage-aware buffer-not a protocol controller-preserving host timing integrity.
What is the maximum allowable capacitance on the CVCC pin for AT83C24B-TISUL?
The AT83C24B-TISUL allows up to 10 µF on the CVCC pin, as confirmed in the datasheet (4234G–SCR–01/07, page 2). This differs from the AT83C24NDS variant, which mandates exactly 3.3 µF. Exceeding 10 µF may destabilize the DC/DC loop response; values below 4.7 µF risk violating ripple and transient response specs under 65 mA load.
How does AT83C24B-TISUL handle card deactivation upon power fail?
AT83C24B-TISUL uses its internal Power-Fail Detector (PFD) to monitor VCC or the internal 3 V rail (selected via POWERMON bit). When undervoltage is detected, it initiates a self-timed deactivation sequence: clears CARDRST, disables CCLK, and shuts down CVCC within ≤15 µs. Concurrently, it drives the open-drain RESET pin low to signal host MCU, ensuring coordinated system-level shutdown without card hang.
AT83C24B-TISUL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 28-SOIC
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C24B-TISUL FAQ
1.How can I place an order for AT83C24B-TISUL through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C24B-TISUL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C24B-TISUL reliable?
The price and inventory of AT83C24B-TISUL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C24B-TISUL is usually 5 days.
3.What payment methods are accepted for AT83C24B-TISUL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C24B-TISUL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C24B-TISUL?
AT83C24B-TISUL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C24B-TISUL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C24B-TISUL?
For technical support, including AT83C24B-TISUL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C24B-TISUL requirements.
6.How does Aetrix verify that AT83C24B-TISUL is sourced from the original manufacturer or authorized distributors?
All AT83C24B-TISUL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C24B-TISUL meets industry standards.
7.What is the process for return or replacement of AT83C24B-TISUL?
All AT83C24B-TISUL units undergo pre-shipment inspection (PSI). If there is an issue with AT83C24B-TISUL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C24B-TISUL part is unused and in its original packaging.
Return procedure for AT83C24B-TISUL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C24B-TISUL Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
