Microchip Technology AT83C24NDS-PRTUL
- Part No.:
- AT83C24NDS-PRTUL
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
AT83C24NDS-PRTUL.pdf
- Description:
- IC INTERFACE SPECIALIZED 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,334
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C24NDS-PRTUL from Microchip Technology is a smart card interface IC with integrated DC/DC converter, designed for NDS VideoGuard conditional access systems in set-top boxes. It delivers programmable 1.8V/3V/5V card supply (±0.14V at 1.8V, ±0.2V at 3V, ±5% at 5V), supports ISO 7816/EMV2000/GSM standards, and features 8 kV+ ESD protection on card interface pins. Its 18–48 MHz clock input and industrial temperature range (−40°C to +85°C) enable robust operation in broadcast security applications.
For engineers reviewing the AT83C24NDS-PRTUL datasheet, AT83C24NDS-PRTUL pinout, AT83C24NDS-PRTUL application, or AT83C24NDS-PRTUL equivalent, this page provides verified technical context, validated pin functions, confirmed operating modes (hardware/software activation, transparent mode), real-world power-down current (30 µA typical), and precise NDS-specific constraints including mandatory 3.3 µF CVCC decoupling and 18 MHz minimum clock.
Technical Context
The AT83C24NDS-PRTUL implements a dual-path clock controller supporting CCLK generation from CLK, A2/CK, DCCLK, or CARDCK - with hardware activation requiring CLK ≥18 MHz per NDS specification. Its TWI interface enables up to 8 devices on one bus via programmable A2/A1/A0 address selection (0x40–0x4E write addresses), and supports both software-configured activation (via CONFIG0–CONFIG4 registers) and hardware-triggered activation via CMDVCC pin.
It integrates a high-efficiency step-up converter (80–98% efficiency), voltage supervisor with POR/PFD, and automatic reset transition (ART) logic that times CRST assertion relative to card clock cycles (tb ≥400 cycles, tc ≤40000 cycles per ISO 7816). Card presence detection uses CPRES with configurable polarity and filtering (CDS[2:0]), while I/O level shifting bridges EVCC (1.6V–VCC) and CVCC domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Smart Card Supply Voltage | Programmable 1.8V (±0.14V @40 mA), 3V (±0.2V @65 mA), or 5V (±5% @65 mA); NDS mandates 3.3 µF CVCC capacitor |
| Input Clock Range | 18–48 MHz; 18 MHz minimum required for NDS compliance and ART timing accuracy |
| DC/DC Efficiency | 80–98%; enables single-supply operation from 3V–5.5V VCC while generating higher CVCC voltages |
| Power-down Current | 30 µA typical (no smart card); supports ultra-low-power standby in set-top box sleep modes |
| ESD Protection | 8 kV+ on CIO/CC4/CC8 pins (MIL-STD-883 Class 3); ensures reliability in consumer CE environments |
| Operating Temperature | −40°C to +85°C; qualified for industrial-grade deployment in enclosed STB enclosures |
| Interface Protocol | Two-Wire Interface (TWI) up to 400 kbit/s; supports register-level configuration and status polling |
Pinout & Package
AT83C24NDS-PRTUL is available in SO28 and QFN28 packages. Both packages share identical pin functions and electrical characteristics per Microchip documentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2/CK | TWI Address Input / Transparent Mode Clock Source | Defines LSB of 7-bit slave address on reset; in transparent mode, routes host CLK to CCLK |
| A1/RST | TWI Address Input / Transparent Mode Reset Source | Defines middle bit of slave address; in transparent mode, drives CRST directly |
| A0/3V | TWI Address Input / Hardware Voltage Select | Defines MSB of slave address; high = 5V CVCC, low = 3V CVCC during hardware activation |
| PRES/INT | Open-Drain Interrupt Output | Configurable as card presence (IT_SEL=1, NDS-mandatory) or multi-event interrupt (IT_SEL=0) |
| CPRES | Dedicated Card Presence Input | Active-high or active-low via CARDDET bit; internal pull-up controllable via PULLUP bit in CONFIG1 |
| CIO, CC4, CC8 | Smart Card Data/Contact Interfaces | Bi-directional I/O with 8 kV+ ESD; level-shifted to CVCC domain; linked to I/O/C4/C8 when IODIS=0 |
| CRST, CCLK | Smart Card Reset & Clock Outputs | Driven by internal logic or A1/RST/A2/CK in transparent mode; CRST timing controlled by ART timer |
| CVCC, CVCCin | Programmable Card Power Supply | Output (CVCC) and return (CVCCin) for smart card; requires 3.3 µF decoupling per NDS requirement |
Key Features
| Feature | Design Value |
|---|---|
| NDS VideoGuard Certification | Dedicated qualification for conditional access in satellite/cable STBs; mandates 18 MHz min clock and 3.3 µF CVCC |
| Hardware Activation via CMDVCC | Single-pin trigger initiates full sequence: CVCC ramp, CCLK enable, CRST sync - reducing host firmware complexity |
| Automatic Reset Transition (ART) | Hardware timer synchronizes CRST assertion to card clock edges (tb/tc windows per ISO 7816), eliminating ATR timing jitter |
| Multi-Voltage Smart Card Support | On-the-fly switching between 1.8V/3V/5V card supplies via VCARD[1:0] bits without deactivation |
| Integrated Step-up Converter | Eliminates external boost circuitry; supports 3V–5.5V VCC input to generate 5V CVCC at 65 mA |
Applications
| Set-Top Box Conditional Access | EMV Payment Terminal Reader |
|---|---|
Use Scenario: Integrated into satellite/cable STBs running NDS VideoGuard software to authenticate subscriber smart cards. IC Role / Device Role / Timing Role: Smart card interface controller managing power, clock, reset, and I/O for secure key exchange and content decryption. Use Value: Enables certified, tamper-resistant access to premium video services with guaranteed 18 MHz clock stability and 3.3 µF CVCC compliance. | Use Scenario: Embedded in point-of-sale terminals to read EMV-compliant bank cards during contact transactions. IC Role / Device Role / Timing Role: ISO 7816-compliant interface handling ATR negotiation, protocol activation, and secure data transfer. Use Value: Delivers 8 kV+ ESD protection and programmable 3V/5V supply to meet EMV2000 and GIE-CB interoperability requirements. |
| Secure ID Card Reader | GSM SIM Interface Module |
Use Scenario: Used in physical access control systems to authenticate government-issued eID cards compliant with ICAO 9303. IC Role / Device Role / Timing Role: Manages synchronous card activation via C4/C8 contacts and performs secure APDU exchange over T=0/T=1 protocols. Use Value: Supports Synchronous Cards with C4/C8 contacts and provides low-noise (<200 mV ripple) CVCC for stable cryptographic operations. | Use Scenario: Integrated into IoT gateways or M2M modules to interface with GSM SIM cards for network registration and SMS. IC Role / Device Role / Timing Role: Handles SIM power management, clock control, and hot-swap detection via CPRES with programmable filtering. Use Value: Enables reliable SIM presence detection and automatic de-activation on removal, critical for field-deployed cellular devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT83C24B-PRTUL | Same core functionality but wider CVCC tolerance (4.6–5.25V for Class A vs. 4.75–5.25V); allows 10 µF CVCC capacitor | General-purpose smart card readers (EFT/POS, STBs without NDS certification) | Select AT83C24B-PRTUL if NDS certification is not required and higher CVCC capacitance margin is desired |
| SLB9670TT20 | Trusted Platform Module (TPM) with integrated smart card controller; lacks dedicated DC/DC converter and TWI address flexibility | PC/platform security applications requiring TPM 2.0 compliance, not STB conditional access | Choose SLB9670TT20 only when TPM functionality and cryptographic acceleration are primary requirements |
Compared with AT83C24B-PRTUL, AT83C24NDS-PRTUL enforces stricter clock (18 MHz min) and CVCC (3.3 µF) requirements for NDS certification, while SLB9670TT20 serves a fundamentally different security architecture - making AT83C24NDS-PRTUL the sole fit for VideoGuard-integrated STBs.
Availability
AT83C24NDS-PRTUL is available at Aetrix Electronics and suitable for set-top box conditional access, EMV payment terminal design, secure ID reader development, and GSM SIM interface modules requiring stable component supply across long-lifecycle consumer electronics programs.
Supply support for AT83C24NDS-PRTUL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and security ICs, with leadership in embedded control and trusted computing solutions.
The AT83C24 product line was designed specifically for smart card reader/writer applications in EFT/POS, set-top boxes, and secure identification systems - emphasizing low power, high integration, and standards compliance (ISO 7816, EMV2000, GSM).
FAQ
What distinguishes AT83C24NDS-PRTUL from the standard AT83C24B?
The AT83C24NDS-PRTUL is a NDS-certified variant of the AT83C24B with three key differences: (1) mandatory 18 MHz minimum input clock for ART timing compliance, (2) tighter CVCC voltage tolerance (4.75–5.25V vs. 4.6–5.25V), and (3) requirement for exactly 3.3 µF decoupling on the CVCC pin - whereas AT83C24B allows up to 10 µF. These constraints ensure interoperability with NDS VideoGuard conditional access software in set-top boxes.
Does AT83C24NDS-PRTUL support 1.8V smart cards?
Yes, AT83C24NDS-PRTUL supports 1.8V smart cards with ±0.14V regulation at up to 40 mA. This is configured via VCARD[1:0] bits in the CONFIG0 register. The device automatically adjusts CVCC output and enables appropriate level-shifting on CIO/CC4/CC8 to maintain signal integrity at the lower voltage, meeting ISO 7816 Class C requirements.
What is the purpose of the CMDVCC pin on AT83C24NDS-PRTUL?
The CMDVCC pin on AT83C24NDS-PRTUL serves as a hardware activation trigger: a falling edge initiates the full smart card power-up sequence - including DC/DC startup, CVCC ramp, CCLK enable, and CRST synchronization - without host CPU intervention. This simplifies firmware design in resource-constrained STB platforms and ensures deterministic timing for NDS VideoGuard handshaking.
Can AT83C24NDS-PRTUL operate without the integrated DC/DC converter?
Yes, AT83C24NDS-PRTUL can bypass the step-up converter by tying LI directly to VCC and setting the STEPREG bit in CONFIG4 to '1'. In this regulator mode, CVCC is derived directly from VCC (within 3V–5.5V range), eliminating external inductor requirements. However, this disables programmable 5V CVCC generation - limiting operation to cards compatible with the host's supply voltage.
How does AT83C24NDS-PRTUL handle card insertion and removal detection?
AT83C24NDS-PRTUL uses the dedicated CPRES pin for card presence detection, with polarity configurable via the CARDDET bit and noise filtering adjustable via CDS[2:0] bits in CONFIG1. An interrupt is generated on PRES/INT (when IT_SEL=0) or level-changed (when IT_SEL=1, NDS-mandatory) upon insertion/removal. The internal pull-up on CPRES can be disabled to reduce quiescent current, requiring an external resistor network.
AT83C24NDS-PRTUL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 28-QFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C24NDS-PRTUL FAQ
1.How can I place an order for AT83C24NDS-PRTUL through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C24NDS-PRTUL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C24NDS-PRTUL reliable?
The price and inventory of AT83C24NDS-PRTUL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C24NDS-PRTUL is usually 5 days.
3.What payment methods are accepted for AT83C24NDS-PRTUL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C24NDS-PRTUL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C24NDS-PRTUL?
AT83C24NDS-PRTUL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C24NDS-PRTUL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C24NDS-PRTUL?
For technical support, including AT83C24NDS-PRTUL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C24NDS-PRTUL requirements.
6.How does Aetrix verify that AT83C24NDS-PRTUL is sourced from the original manufacturer or authorized distributors?
All AT83C24NDS-PRTUL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C24NDS-PRTUL meets industry standards.
7.What is the process for return or replacement of AT83C24NDS-PRTUL?
All AT83C24NDS-PRTUL units undergo pre-shipment inspection (PSI). If there is an issue with AT83C24NDS-PRTUL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C24NDS-PRTUL part is unused and in its original packaging.
Return procedure for AT83C24NDS-PRTUL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C24NDS-PRTUL Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

