Microchip Technology AT83C26-PLTUL
- Part No.:
- AT83C26-PLTUL
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
AT83C26-PLTUL.pdf
- Description:
- IC INTERFACE SPECIALIZED 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT83C26-PLTUL from Microchip Technology is a smart card reader interface IC supporting up to five ISO 7816-compliant smart card interfaces with integrated DC/DC converters, programmable voltage regulation (1.8V/3V/5V), TWI host interface at 400 kbit/s, and industrial temperature operation (−40°C to +85°C). It enables EFT/POS terminals and set-top boxes to manage multiple cards-including EMV2000, GIE-CB, and GSM-compliant cards-with automatic activation/deactivation and card presence detection.
For engineers reviewing the AT83C26-PLTUL datasheet, AT83C26-PLTUL pinout, AT83C26-PLTUL application, or AT83C26-PLTUL equivalent, key selection considerations include multi-card voltage class support (Class A/B/C), dual DC/DC converter architecture (A for SC1, B for SC2–SC5), QFN48/VQFP48 package compatibility, TWI address programmability (up to 4 devices on bus), and integrated protection features including 4 kV ESD on smart card pins and over-current shutdown.
Technical Context
The AT83C26-PLTUL implements two independent DC/DC converter subsystems: DC/DC A supplies CVCC1 for Smart Card 1 with pump or regulator mode selection via STEPREGA, while DC/DC B feeds four LDOs (LDO2–LDO5) to power SC2–SC5-subject to SC2_FULL bit configuration that determines shared pin allocation between SC2 and SC3. Its clock controller supports six outputs: five CCLKn signals (selectable from CLK, DCCLK, CARDCKn, or A2/CK) plus DCCLK for deactivation sequencing.
Smart card interface control uses register-mapped I/O with transparent mode options: CRSTn and CIO/CC4/CC8 pins can be driven by internal logic or routed from host I/Os (IO1/IO2/AUX1/AUX2) via IOSEL and IODISn bits, enabling flexible host-side protocol handling. The TWI interface operates at 400 kbit/s with hardware-addressed slave addressing (0x42–0x4E write, 0x43–0x4F read) and supports full configuration of activation sequences, voltage classes, clock stop modes, and status reporting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Smart Card Interfaces | 5 total: SC1 (dedicated DC/DC A), SC2–SC5 (shared DC/DC B + LDOs); SC2_FULL bit selects full SC2 (CC4/CC8) or SC3 interface |
| Voltage Classes | Class A: 5 V ±0.4 V @ 60 mA; Class B: 3 V ±0.2 V @ 60 mA; Class C: 1.8 V ±0.14 V @ 40 mA |
| Host Interface | Two-Wire Interface (TWI) at 400 kbit/s; programmable 7-bit slave address (0x42–0x4E write, 0x43–0x4F read) |
| Power Supply Range | 3.0 V to 5.5 V main supply; EVCC for host-level shifter supply; separate CVCCIN1/CVCCINB inputs for DC/DC converters |
| ESD Protection | 4 kV HBM on smart card pins (CRST/CIO/CC4/CC8); 2 kV HBM on all other pins per MIL-STD-883 Class 3 |
| Operating Temperature | −40°C to +85°C industrial grade; validated across full voltage and load ranges |
| Quiescent Current | 30 µA typical in power-down mode (no smart card); 5 mA max operating current without card load |
Pinout & Package
AT83C26-PLTUL is available in two RoHS-compliant packages: 48-pin QFN (7 mm × 7 mm, 0.5 mm pitch) and 48-pin VQFP (7 mm × 7 mm, 0.5 mm pitch). Both share identical pin numbering and signal mapping per Microchip's 7511D–SCR–02/07 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CRST1, CRST2, CRST3/CC82, CRST4, CRST5 | Smart card reset output | Individually controlled RST signals; CRST3/CC82 and CIO3/CC42 are multiplexed based on SC2_FULL bit |
| CIO1–CIO5, CC41/CC42, CC81/CC82 | Smart card I/O and contact control | Bidirectional, pull-up configurable; CC4/CC8 pins only active when SC2_FULL = 1 or SC3 enabled |
| CVCC1, CVCC2, CVCC3, CVCC4, CVCC5 | Smart card VCC supply outputs | CVCC1 driven by DC/DC A; CVCC2–CVCC5 supplied by LDOs fed from DC/DC B output CVCCB |
| LIA, LIB | DC/DC converter inductor inputs | LIA powers DC/DC A (SC1); LIB powers DC/DC B (SC2–SC5); both require external 10 µH inductor in pump mode |
| SCL, SDA | TWI host interface | Open-drain I/O requiring external 4.7 kΩ pull-ups; support up to 4 devices on same bus via A1/RST and A2/CK address pins |
| INT | Interrupt output | Open-drain status flag; programmable internal pull-up via INT_PULLUP bit; asserts on card insertion/extraction or fault events |
| RESET | System reset I/O | Open-drain input/output with Power-On Reset and Power-Fail Detect; sampled at rising edge to latch TWI address |
| CLK | Master clock input | Accepts 4–48 MHz external crystal or oscillator; source for internal clock controller and DC/DC timing |
Key Features
| Feature | Design Value |
|---|---|
| Multi-voltage smart card support | Independent 1.8 V / 3 V / 5 V regulation per interface with Class A/B/C compliance and <200 mV ripple |
| Dual DC/DC architecture | DC/DC A dedicated to SC1; DC/DC B powers four LDOs for SC2–SC5-enabling simultaneous multi-card operation with shared efficiency |
| Configurable TWI addressing | Hardware-programmable 7-bit slave address using A1/RST and A2/CK pins at reset-supports up to 4 AT83C26-PLTUL on one bus |
| Automatic card lifecycle management | Integrated card detection (CPRES1/CPRES2), activation sequence, clock stop (high/low), and de-activation on power-fail or over-current |
| Flexible I/O routing | Transparent mode allows bidirectional mapping of CIO/CC4/CC8 pins to host I/Os (IO1/IO2/AUX1/AUX2) via register-controlled multiplexing |
| Robust protection system | 4 kV ESD on card pins, short-circuit current limiting, programmable slew rate control for CCLK/CIO, and automatic shutdown on fault |
Applications
| EFT/POS Terminal | Set-Top Box (STB) |
|---|---|
Use Scenario: Multi-application payment terminal processing EMV chip cards, contactless SIM, and loyalty cards simultaneously. IC Role / Device Role / Timing Role: Central smart card interface managing five physical slots with independent voltage control, TWI-configured activation, and secure card presence monitoring. Use Value: Reduces BOM count by integrating DC/DC converters and LDOs-eliminating discrete regulators-and enables compact, low-power design compliant with PCI PTS v6.0. |
Use Scenario: Conditional access module (CAM) in digital TV receivers supporting multiple subscription cards (e.g., CI+ v1.4). IC Role / Device Role / Timing Role: Dual-role interface: manages legacy 5 V smart cards (SC1 via DC/DC A) and modern 1.8 V SIMs (SC2–SC5 via DC/DC B + LDOs) under single TWI control. Use Value: Enables backward-compatible multi-card support without redesign-leveraging programmable voltage classes and shared clock resources across interfaces. |
| Government ID Reader | Secure Access Control System |
Use Scenario: National eID card reader for biometric authentication in border control kiosks. IC Role / Device Role / Timing Role: High-reliability interface for ISO 7816-3/GIE-CB-compliant identity cards with automatic ATR parsing, card clock stop during power-down, and tamper-resistant deactivation. Use Value: Meets Common Criteria EAL5+ requirements via hardware-enforced card lifecycle control and 4 kV ESD-protected contact interfaces. |
Use Scenario: Physical access panel supporting employee badges (contact), mobile credentials (SAM), and visitor temporary cards. IC Role / Device Role / Timing Role: Unified controller for mixed-card environment: SC1 handles primary contact card; SC3–SC5 serve as SAM/SIM slots for credential storage and cryptographic acceleration. Use Value: Simplifies firmware by offloading card power sequencing and voltage switching-reducing host MCU overhead and improving boot-time reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated smart card controller; lacks multi-card DC/DC architecture and TWI host interface | Designed for PC platform security-not for multi-slot readers or embedded consumer devices | Select SLB9670 only when TPM 2.0 compliance and cryptographic co-processing are required over multi-card interface capability |
| STS220 | Single-interface smart card IC (1 slot); no DC/DC converters-requires external 3.3 V/5 V supplies; TWI interface limited to 100 kbit/s | Targeted at low-cost, single-card peripherals (e.g., USB readers); no support for SAM/SIM or synchronous card protocols | Choose STS220 for cost-sensitive, single-slot designs where board space and BOM reduction are secondary to unit cost |
Compared with SLB9670 and STS220, the AT83C26-PLTUL uniquely delivers five independently powered smart card interfaces with integrated DC/DC conversion, programmable TWI addressing, and industrial-grade robustness-making it the only option for high-density, multi-voltage reader systems requiring minimal external components.
Availability
AT83C26-PLTUL is available at Aetrix Electronics and suitable for EFT/POS terminals, set-top boxes, government ID readers, and secure access control systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AT83C26-PLTUL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and security ICs, with a strong focus on embedded control and trusted computing solutions.
The AT83C26-PLTUL belongs to Microchip's smart card interface product line, engineered specifically for multi-slot, multi-voltage reader/writer applications in financial, broadcast, and identity markets-emphasizing integration, low power, and standards compliance.
FAQ
What smart card standards does the AT83C26-PLTUL support?
The AT83C26-PLTUL supports ISO/IEC 7816-3, EMV2000, GIE-CB, and GSM standards across all five interfaces. It enables direct connection to contact-based smart cards with built-in logic level shifters, short-circuit current limiting, and 4 kV ESD protection on card pins-ensuring interoperability with banking, telecom, and national ID cards. Each interface is independently configurable for asynchronous or synchronous operation (C4/C8 contacts).
How does the AT83C26-PLTUL handle multiple smart card voltages simultaneously?
The AT83C26-PLTUL supports concurrent 1.8 V, 3 V, and 5 V smart cards using two independent power domains: DC/DC A supplies CVCC1 for SC1 (Class A/B/C), while DC/DC B drives four LDOs (LDO2–LDO5) to deliver individually programmed voltages to SC2–SC5. Voltage class selection is register-controlled per interface, with automatic over-current shutdown and ripple <200 mV-enabling mixed-voltage operation without external regulators.
Can multiple AT83C26-PLTUL devices share the same TWI bus?
Yes-up to four AT83C26-PLTUL devices can operate on a single TWI bus. Addressing is configured via hardware pins A1/RST and A2/CK at reset, yielding four unique 7-bit slave addresses (0x42–0x4E write, 0x43–0x4F read). This allows centralized host control of multi-reader systems (e.g., kiosk banks or multi-bay STBs) without bus arbitration logic or address jumpers.
What is the role of the SC2_FULL bit in AT83C26-PLTUL operation?
The SC2_FULL bit (in SC2_CFG1 register) determines pin allocation between Smart Card 2 and Smart Card 3: when set, CRST3/CC82 and CIO3/CC42 become CC82 and CC42 for full SC2 support (including C4/C8 contacts); when cleared, those pins serve SC3. This hardware/software co-design prevents conflict in shared I/O resources while maintaining five total interface capability-critical for optimizing PCB layout in space-constrained readers.
Does the AT83C26-PLTUL include built-in protection against power faults?
Yes-the AT83C26-PLTUL integrates Power-On Reset (POR), Power-Fail Detect (PFD), and automatic de-activation on card power-fail, over-current, or system power-fail. Its DC/DC converters feature programmable startup current control (DEMBOOSTA/B), current-sense adjustment (ICCADJA/B), and shutdown triggers-ensuring graceful shutdown and preventing damage during brownouts or short circuits. These functions are active across the full −40°C to +85°C range.
AT83C26-PLTUL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- 2-Wire
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 48-QFN (7x7)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
AT83C26-PLTUL FAQ
1.How can I place an order for AT83C26-PLTUL through Aetrix?
Please submit a Request for Quotation (RFQ) for AT83C26-PLTUL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT83C26-PLTUL reliable?
The price and inventory of AT83C26-PLTUL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT83C26-PLTUL is usually 5 days.
3.What payment methods are accepted for AT83C26-PLTUL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT83C26-PLTUL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT83C26-PLTUL?
AT83C26-PLTUL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT83C26-PLTUL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT83C26-PLTUL?
For technical support, including AT83C26-PLTUL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT83C26-PLTUL requirements.
6.How does Aetrix verify that AT83C26-PLTUL is sourced from the original manufacturer or authorized distributors?
All AT83C26-PLTUL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT83C26-PLTUL meets industry standards.
7.What is the process for return or replacement of AT83C26-PLTUL?
All AT83C26-PLTUL units undergo pre-shipment inspection (PSI). If there is an issue with AT83C26-PLTUL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT83C26-PLTUL part is unused and in its original packaging.
Return procedure for AT83C26-PLTUL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT83C26-PLTUL Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

